The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Zuocheng Xing: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chengyi Zhang, Hongwei Zhou, Minxuan Zhang, Zuocheng Xing
    An Architectural Leakage Power Reduction Method for Instruction Cache in Ultra Deep Submicron Microprocessors. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:588-594 [Conf]
  2. Xuejun Yang, Xiaobo Yan, Zuocheng Xing, Yu Deng, Jiang Jiang, Ying Zhang
    A 64-bit stream processor architecture for scientific applications. [Citation Graph (0, 0)][DBLP]
    ISCA, 2007, pp:210-219 [Conf]

  3. Performance Optimization Strategies of High Performance Computing on GPU. [Citation Graph (, )][DBLP]


  4. Design of Testing Struture in Microprocessor Based on JTAG. [Citation Graph (, )][DBLP]


  5. Matrix Multiplication Based on Scalable Macro-Pipelined FPGA Accelerator Architecture. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002