|
Search the dblp DataBase
Zuocheng Xing:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Chengyi Zhang, Hongwei Zhou, Minxuan Zhang, Zuocheng Xing
An Architectural Leakage Power Reduction Method for Instruction Cache in Ultra Deep Submicron Microprocessors. [Citation Graph (0, 0)][DBLP] Asia-Pacific Computer Systems Architecture Conference, 2006, pp:588-594 [Conf]
- Xuejun Yang, Xiaobo Yan, Zuocheng Xing, Yu Deng, Jiang Jiang, Ying Zhang
A 64-bit stream processor architecture for scientific applications. [Citation Graph (0, 0)][DBLP] ISCA, 2007, pp:210-219 [Conf]
Performance Optimization Strategies of High Performance Computing on GPU. [Citation Graph (, )][DBLP]
Design of Testing Struture in Microprocessor Based on JTAG. [Citation Graph (, )][DBLP]
Matrix Multiplication Based on Scalable Macro-Pipelined FPGA Accelerator Architecture. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|