Search the dblp DataBase

Publications of Author

1. Hsin-Chou Chi, Yuval Tamir
   Starvation Prevention for Arbiters of Crossbars with Multi-Queue Input Buffers. [Citation Graph (0, 0)][DBLP]
   COMPCON, 1994, pp:292-297 [Conf]
   
2. Hsin-Chou Chi, Chia-Ming Wu, Sung-Tze Wu
   A Switch Supporting Circuit and Packet Switching for On-Chip Networks. [Citation Graph (0, 0)][DBLP]
   DDECS, 2006, pp:226-227 [Conf]
   
3. Hsin-Chou Chi, Chia-Ming Wu
   Efficient Switches for Network-on-Chip Based Embedded Systems. [Citation Graph (0, 0)][DBLP]
   EUC, 2005, pp:67-76 [Conf]
   
4. Hsin-Chou Chi, Yuval Tamir
   Decomposed Arbiters for Large Crossbars with Multi-Queue Input Buffers. [Citation Graph (0, 0)][DBLP]
   ICCD, 1991, pp:233-238 [Conf]
   
5. Hsin-Chou Chi, Chih-Tsung Tang
   A Deadlock-Free Routing Scheme for Interconnection Networks with Irregular Topologies. [Citation Graph (0, 0)][DBLP]
   ICPADS, 1997, pp:88-95 [Conf]
   
6. Hsin-Chou Chi, Wen-Jen Wu
   Routing Tree Construction for Interconnection Network with Irregular Topologies. [Citation Graph (0, 0)][DBLP]
   PDP, 2003, pp:157-164 [Conf]
   
7. Yuval Tamir, Hsin-Chou Chi
   Symmetric Crossbar Arbiters for VLSI Communication Switches. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Parallel Distrib. Syst., 1993, v:4, n:1, pp:13-27 [Journal]
   
8. Hsin-Chou Chi, Chia-Ming Wu
   An Efficient Scheduler for Circuit-Switched Network-on-Chip Architectures. [Citation Graph (0, 0)][DBLP]
   VLSI-SoC, 2006, pp:68-73 [Conf]
   
9. 
   Integrated Mapping and Scheduling for Circuit-Switched Network-on-Chip Architectures. [Citation Graph (, )][DBLP]