The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Robert Yung: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dale Greenley, J. Bauman, D. Chang, Dennis Chen, R. Eltejaein, P. Ferolito, P. Fu, Robert B. Garner, D. Greenhill, H. Grewal, Kalon Holdbrook, B. Kim, Leslie Kohn, H. Kwan, M. Levitt, Guillermo Maturana, D. Mrazek, Chitresh Narasimhaiah, Kevin Normoyle, N. Parveen, P. Patel, A. Prabhu, Marc Tremblay, Michelle Wong, L. Yang, Krishna Yarlagadda, Robert K. Yu, Robert Yung, Gregory B. Zyner
    UltraSPARC: The Next Generation Superscalar 64-bit SPARC. [Citation Graph (0, 0)][DBLP]
    COMPCON, 1995, pp:442-451 [Conf]
  2. Robert Yung, Neil C. Wilhelm
    Caching processor general registers. [Citation Graph (0, 0)][DBLP]
    ICCD, 1995, pp:307-312 [Conf]
  3. Robert Yung
    Design Decisions Influencing the UltraSPARC's Instruction Fetch Architecture. [Citation Graph (0, 0)][DBLP]
    MICRO, 1996, pp:178-190 [Conf]
  4. Alvin M. Despain, Robert Yung
    An integrated prolog architecture for symbolic and numeric executions. [Citation Graph (0, 0)][DBLP]
    Ann. Math. Artif. Intell., 1991, v:4, n:, pp:107-133 [Journal]
  5. Robert Yung
    The Importance of Process Technology to Architecture. [Citation Graph (0, 0)][DBLP]
    ACM Comput. Surv., 1996, v:28, n:4es, pp:37- [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002