The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Dwight D. Hill: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Dwight D. Hill, Shaibal Roy
    Prolog in CMOS Circuit Design. [Citation Graph (0, 0)][DBLP]
    COMPCON, 1985, pp:211-217 [Conf]
  2. Dwight D. Hill
    A CAD System for the Design of Field Programmable Gate Arrays. [Citation Graph (0, 0)][DBLP]
    DAC, 1991, pp:187-192 [Conf]
  3. Dwight D. Hill, Ewald Detjens
    FPGA Design Principles (A Tutorial). [Citation Graph (0, 0)][DBLP]
    DAC, 1992, pp:45-46 [Conf]
  4. Dwight D. Hill, Bryan Preas
    Benchmarks for Cell Synthesis. [Citation Graph (0, 0)][DBLP]
    DAC, 1990, pp:317-320 [Conf]
  5. Dwight D. Hill, Don Shugard
    Global Routing Considerations in a Cell Synthesis System. [Citation Graph (0, 0)][DBLP]
    DAC, 1990, pp:312-316 [Conf]
  6. Dwight D. Hill, John P. Fishburn, Mary Diane Palmer Leland
    Effective use of virtual grid compaction in macro-module generators. [Citation Graph (0, 0)][DBLP]
    DAC, 1985, pp:777-780 [Conf]
  7. Dwight D. Hill, Barry K. Britton, William Oswald, Nam Sung Woo, Satwant Singh, Che-Tsung Chen, Bob Krambeck
    ORCA: A New Architecture for High-Performance FPLs. [Citation Graph (0, 0)][DBLP]
    FPL, 1992, pp:52-60 [Conf]
  8. Jonathan Rose, Dwight D. Hill
    Architectural and Physical Design Challenges for One-Million Gate FPGAs and Beyond. [Citation Graph (0, 0)][DBLP]
    FPGA, 1997, pp:129-132 [Conf]
  9. Narasimha B. Bhat, Dwight D. Hill
    Routable Technologie Mapping for LUT FPGAs. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:95-98 [Conf]
  10. Ran Ginosar, Dwight D. Hill
    Design and Implementation of Switching Systems for Parallel Processors. [Citation Graph (0, 0)][DBLP]
    ICPP, 1985, pp:674-680 [Conf]
  11. John O. Limb, Dwight D. Hill, Jon W. Mark, D. K. Sharma, H. A. Wilder
    An Architecture and Protocol for a high Speed Local Area Network Supporting Integrated Traffic. [Citation Graph (0, 0)][DBLP]
    INFOCOM, 1984, pp:148-155 [Conf]
  12. Dominique Borrione, Robert Piloty, Dwight D. Hill, Karl J. Lieberherr, Philip Moorby
    Three Decades of HDLs: Part II, Conlan Through Verilog. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1992, v:9, n:3, pp:54-63 [Journal]
  13. Dwight D. Hill, Andrew B. Kahng
    Guest Editors' Introduction: RTL to GDSII - From Foilware to Standard Practice. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2004, v:21, n:1, pp:9-12 [Journal]
  14. Dwight D. Hill
    Edisim: A Graphical Simulator Interface for LSI Design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1983, v:2, n:2, pp:57-61 [Journal]
  15. Dwight D. Hill, Nam Sung Woo
    The benefits of flexibility in lookup table-based FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:2, pp:349-353 [Journal]
  16. Don MacMillen, Raul Camposano, Dwight D. Hill, Thomas W. Williams
    An industrial view of electronic design automation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:12, pp:1428-1448 [Journal]
  17. Martin D. F. Wong, Dwight D. Hill
    Editorial. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:2, pp:173-174 [Journal]

Search in 0.036secs, Finished in 0.037secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002