Search the dblp DataBase
Dwight D. Hill :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Dwight D. Hill , Shaibal Roy Prolog in CMOS Circuit Design. [Citation Graph (0, 0)][DBLP ] COMPCON, 1985, pp:211-217 [Conf ] Dwight D. Hill A CAD System for the Design of Field Programmable Gate Arrays. [Citation Graph (0, 0)][DBLP ] DAC, 1991, pp:187-192 [Conf ] Dwight D. Hill , Ewald Detjens FPGA Design Principles (A Tutorial). [Citation Graph (0, 0)][DBLP ] DAC, 1992, pp:45-46 [Conf ] Dwight D. Hill , Bryan Preas Benchmarks for Cell Synthesis. [Citation Graph (0, 0)][DBLP ] DAC, 1990, pp:317-320 [Conf ] Dwight D. Hill , Don Shugard Global Routing Considerations in a Cell Synthesis System. [Citation Graph (0, 0)][DBLP ] DAC, 1990, pp:312-316 [Conf ] Dwight D. Hill , John P. Fishburn , Mary Diane Palmer Leland Effective use of virtual grid compaction in macro-module generators. [Citation Graph (0, 0)][DBLP ] DAC, 1985, pp:777-780 [Conf ] Dwight D. Hill , Barry K. Britton , William Oswald , Nam Sung Woo , Satwant Singh , Che-Tsung Chen , Bob Krambeck ORCA: A New Architecture for High-Performance FPLs. [Citation Graph (0, 0)][DBLP ] FPL, 1992, pp:52-60 [Conf ] Jonathan Rose , Dwight D. Hill Architectural and Physical Design Challenges for One-Million Gate FPGAs and Beyond. [Citation Graph (0, 0)][DBLP ] FPGA, 1997, pp:129-132 [Conf ] Narasimha B. Bhat , Dwight D. Hill Routable Technologie Mapping for LUT FPGAs. [Citation Graph (0, 0)][DBLP ] ICCD, 1992, pp:95-98 [Conf ] Ran Ginosar , Dwight D. Hill Design and Implementation of Switching Systems for Parallel Processors. [Citation Graph (0, 0)][DBLP ] ICPP, 1985, pp:674-680 [Conf ] John O. Limb , Dwight D. Hill , Jon W. Mark , D. K. Sharma , H. A. Wilder An Architecture and Protocol for a high Speed Local Area Network Supporting Integrated Traffic. [Citation Graph (0, 0)][DBLP ] INFOCOM, 1984, pp:148-155 [Conf ] Dominique Borrione , Robert Piloty , Dwight D. Hill , Karl J. Lieberherr , Philip Moorby Three Decades of HDLs: Part II, Conlan Through Verilog. [Citation Graph (0, 0)][DBLP ] IEEE Design & Test of Computers, 1992, v:9, n:3, pp:54-63 [Journal ] Dwight D. Hill , Andrew B. Kahng Guest Editors' Introduction: RTL to GDSII - From Foilware to Standard Practice. [Citation Graph (0, 0)][DBLP ] IEEE Design & Test of Computers, 2004, v:21, n:1, pp:9-12 [Journal ] Dwight D. Hill Edisim: A Graphical Simulator Interface for LSI Design. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1983, v:2, n:2, pp:57-61 [Journal ] Dwight D. Hill , Nam Sung Woo The benefits of flexibility in lookup table-based FPGAs. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:2, pp:349-353 [Journal ] Don MacMillen , Raul Camposano , Dwight D. Hill , Thomas W. Williams An industrial view of electronic design automation. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:12, pp:1428-1448 [Journal ] Martin D. F. Wong , Dwight D. Hill Editorial. [Citation Graph (0, 0)][DBLP ] IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:2, pp:173-174 [Journal ] Search in 0.002secs, Finished in 0.002secs