The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Linda S. Milor: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. V. Visvanathan, Linda S. Milor
    An Efficient Algorithm to Determine the Image of a Parallelepiped Under a Linear Transformation. [Citation Graph (0, 0)][DBLP]
    Symposium on Computational Geometry, 1986, pp:207-215 [Conf]
  2. Mien Li, Linda S. Milor
    Computing Parametric Yield Adaptively Using Local Linear Models. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:831-836 [Conf]
  3. Cheng Jia, Linda S. Milor
    A BIST Solution for The Test of I/O Speed. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:1023-1030 [Conf]
  4. Bozena Kaminska, Tad A. Kwasniewski, Linda S. Milor, G. Roberts, P. Flahive, Jérôme Wojcik
    Is High Frequency Analog DFT Possible? [Citation Graph (0, 0)][DBLP]
    VTS, 1996, pp:214-215 [Conf]
  5. Munkang Choi, Linda S. Milor
    Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:7, pp:1350-1367 [Journal]
  6. Linda S. Milor, Alberto L. Sangiovanni-Vincentelli
    Minimizing production test time to detect faults in analog circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:6, pp:796-813 [Journal]
  7. Linda S. Milor, V. Visvanathan
    Detection of catastrophic faults in analog integrated circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:2, pp:114-130 [Journal]
  8. Changsoo Hong, Linda S. Milor, Munkang Choi, Tom Lin
    Study of Area Scaling Effect on Integrated Circuit Reliability Based on Yield Models. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2005, v:45, n:9-11, pp:1305-1310 [Journal]

  9. Towards a chip level reliability simulator for copper/low-k backend processes. [Citation Graph (, )][DBLP]


  10. Compact Variation-Aware Standard Cell Models for Timing Analysis - Complexity and Accuracy Analysis. [Citation Graph (, )][DBLP]


  11. Timing Analysis with Compact Variation-Aware Standard Cell Models. [Citation Graph (, )][DBLP]


  12. Fast Variation-Aware Statistical Dynamic Timing Analysis. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002