The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Toomas P. Plaks: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Toomas P. Plaks
    Algebraic Transformations in Regular Array Design. [Citation Graph (0, 0)][DBLP]
    COMPSAC, 2001, pp:417-422 [Conf]
  2. Oswaldo Cadenas, Graham M. Megson, Toomas P. Plaks
    FPGA Circuits for a Monte-Carlo Based Matrix Inversion Architecture. [Citation Graph (0, 0)][DBLP]
    Engineering of Reconfigurable Systems and Algorithms, 2003, pp:201-207 [Conf]
  3. Jürgen Teich, Stefanos Kaxiras, Toomas P. Plaks, Krisztián Flautner
    Topic 18: Embedded Parallel Systems. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2006, pp:1179- [Conf]
  4. Toomas P. Plaks
    Minitrack Introduction. [Citation Graph (0, 0)][DBLP]
    HICSS, 2006, pp:- [Conf]
  5. Toomas P. Plaks
    Mapping Regular Algorithms onto 3-D Reconfigurable Processor. [Citation Graph (0, 0)][DBLP]
    HICSS, 1999, pp:- [Conf]
  6. Toomas P. Plaks, Philip Leong, Michael J. Wirthlin
    Mobile Computing Architectures, Design and Implementation. [Citation Graph (0, 0)][DBLP]
    HICSS, 2005, pp:- [Conf]
  7. Toomas P. Plaks
    Formal Derivation of Multilayered Hardware/Software Structures. [Citation Graph (0, 0)][DBLP]
    ICFEM, 2000, pp:5-14 [Conf]
  8. Toomas P. Plaks, Oswaldo Cadenas, Graham M. Megson
    Experiences Using Reconfigurable FPGAs in Implementing Monte-Carlo Methods. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1999, pp:1131-1137 [Conf]
  9. Toomas P. Plaks
    Advanced regular array design. [Citation Graph (0, 0)][DBLP]
    Parallel Algorithms Appl., 2000, v:15, n:3-4, pp:131-0 [Journal]
  10. Toomas P. Plaks
    Mesh of Linear Arrays for Template Matching. [Citation Graph (0, 0)][DBLP]
    Real-Time Imaging, 1996, v:2, n:6, pp:373-382 [Journal]
  11. Toomas P. Plaks
    Guest Editor's Foreword: Engineering of Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2002, v:21, n:2, pp:115-116 [Journal]
  12. Toomas P. Plaks
    Configuring of Algorithms in Mapping into Hardware. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2002, v:21, n:2, pp:161-177 [Journal]
  13. Toomas P. Plaks
    Foreword: Engineering of Configurable Systems, III. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2004, v:30, n:3, pp:211-212 [Journal]
  14. Toomas P. Plaks
    Engineering of Configurable Systems, IV: Foreword. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2005, v:32, n:2, pp:103-104 [Journal]
  15. Toomas P. Plaks, Peter M. Athanas
    Engineering of Configurable Systems: Guest Editors Foreword. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2003, v:26, n:2, pp:107-108 [Journal]
  16. Toomas P. Plaks, Peter M. Athanas
    Engineering of Configurable Systems, II Guest Editor's Foreword. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2003, v:26, n:3, pp:219-220 [Journal]
  17. Toomas P. Plaks, Graham M. Megson
    Engineering of Reconfigurable Hardware/Software Objects. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2001, v:19, n:1, pp:5-6 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002