The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vojtech Rehák: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mojmír Kretínský, Vojtech Rehák, Jan Strejcek
    Extended Process Rewrite Systems: Expressiveness and Reachability. [Citation Graph (0, 0)][DBLP]
    CONCUR, 2004, pp:355-370 [Conf]
  2. Laura Bozzelli, Mojmír Kretínský, Vojtech Rehák, Jan Strejcek
    On Decidability of LTL Model Checking for Process Rewrite Systems. [Citation Graph (0, 0)][DBLP]
    FSTTCS, 2006, pp:248-259 [Conf]
  3. Mojmír Kretínský, Vojtech Rehák, Jan Strejcek
    Reachability of Hennessy-Milner Properties for Weakly Extended PRS. [Citation Graph (0, 0)][DBLP]
    FSTTCS, 2005, pp:213-224 [Conf]
  4. Mojmír Kretínský, Vojtech Rehák, Jan Strejcek
    On Extensions of Process Rewrite Systems: Rewrite Systems with Weak Finite-State Unit. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2004, v:98, n:, pp:75-88 [Journal]
  5. Mojmír Kretínský, Vojtech Rehák, Jan Strejcek
    Refining the Undecidability Border of Weak Bisimilarity. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:149, n:1, pp:17-36 [Journal]
  6. Ales Smrcka, Vojtech Rehák, Tomás Vojnar, David Safránek, Petr Matousek, Z. Rehák
    Verifying VHDL Designs with Multiple Clocks in SMV. [Citation Graph (0, 0)][DBLP]
    FMICS/PDMC, 2006, pp:148-164 [Conf]

  7. Stochastic Real-Time Games with Qualitative Timed Automata Objectives. [Citation Graph (, )][DBLP]


  8. On decidability of LTL model checking for process rewrite systems. [Citation Graph (, )][DBLP]


  9. Almost Linear Büchi Automata [Citation Graph (, )][DBLP]


  10. On Decidability of LTL+Past Model Checking for Process Rewrite Systems. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002