The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Anton Gunzinger: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. D. Stokar, Anton Gunzinger, Walter Guggenbühl, Edi Hiltebrand, S. Mathis, P. Schaeren, B. Schneuwly, M. Zeltner
    SYDAMA II: A Heterogeneous Multiprocessor System for Real Time Image Processing. [Citation Graph (0, 0)][DBLP]
    CONPAR, 1990, pp:365-373 [Conf]
  2. Anton Gunzinger, S. Mathis, Walter Guggenbühl
    Datenflußrechner zur Echtzeitbildverarbeitung: Softwareentwicklungsumgebung. [Citation Graph (0, 0)][DBLP]
    DAGM-Symposium, 1987, pp:34-39 [Conf]
  3. Anton Gunzinger, S. Mathis, Walter Guggenbühl
    Datenflussrechner zur Echtzeitbildverarbeitung: Anwendungen. [Citation Graph (0, 0)][DBLP]
    DAGM-Symposium, 1988, pp:76-82 [Conf]
  4. Stephan Brauss, Martin Frey, Anton Gunzinger, Martin Lienhard, Josef Nemecek
    Swiss-Tx Communication Libraries. [Citation Graph (0, 0)][DBLP]
    HPCN Europe, 1999, pp:623-632 [Conf]
  5. Björn Tiemann, Johann vonder Mühll, Ivo Hasler, Edi Hiltebrand, Anton Gunzinger, Gerhard Tröster
    Architecture and implementation of a single-board desktop supercomputer. [Citation Graph (0, 0)][DBLP]
    HPCN Europe, 1995, pp:481-487 [Conf]
  6. Urs A. Müller, Michael Kocheisen, Anton Gunzinger
    High Performance Neural Net Simulation on a Multiprocessor System with Intelligent Communication. [Citation Graph (0, 0)][DBLP]
    NIPS, 1993, pp:888-895 [Conf]
  7. R. Hüsler, Johann vonder Mühll, Anton Gunzinger, Gerhard Tröster
    Dataparallel Programming with Intelligent Communication. [Citation Graph (0, 0)][DBLP]
    PaCT, 1995, pp:186-203 [Conf]
  8. Anton Gunzinger, S. Mathis, Walter Guggenbühl
    The SYnchronous DAtaflow MAchine: Architecture and Performance. [Citation Graph (0, 0)][DBLP]
    PARLE (1), 1989, pp:85-99 [Conf]
  9. Anton Gunzinger, Urs A. Müller, Walter Scott, Bernhard Bäumle, Peter Kohler, Johann vonder Mühll, Florian Müller-Plathe, Wilfred F. van Gunsteren, Walter Guggenbühl
    Achieving Super Computer Performance with a DSP Array Processor. [Citation Graph (0, 0)][DBLP]
    SC, 1992, pp:543-550 [Conf]

Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002