Search the dblp DataBase
Ronald F. DeMara :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Amy E. Henninger , Avelino J. Gonzalez , Michael Georgiopoulos , Ronald F. DeMara A Connectionist-Symbolic Approach to Modeling Agent Behavior: Neural Networks Grouped by Contexts. [Citation Graph (0, 0)][DBLP ] CONTEXT, 2001, pp:198-209 [Conf ] Ronald F. DeMara , Amit Kejriwal , Jude Seeber Feedback Techniques for Dual-Rail Self-Timed Circuits. [Citation Graph (0, 0)][DBLP ] ESA/VLSI, 2004, pp:458-464 [Conf ] Ronald F. DeMara , Kening Zhang Autonomous FPGA Fault Handling through Competitive Runtime Reconfiguration. [Citation Graph (0, 0)][DBLP ] Evolvable Hardware, 2005, pp:109-116 [Conf ] Abdel Ejnioui , Ronald F. DeMara Area Reclamation Strategies and Metrics for SRAM-Based Reconfigurable Devices. [Citation Graph (0, 0)][DBLP ] ERSA, 2005, pp:196-202 [Conf ] Heng Tan , Ronald F. DeMara A Device-Controlled Dynamic Configuration Framework Supporting Heterogeneous Resource Management. [Citation Graph (0, 0)][DBLP ] ERSA, 2005, pp:251-254 [Conf ] Heng Tan , Ronald F. DeMara , Anuja Jayraj Thakkar , Abdel Ejnioui , Jason Sattler Complexity and Performance Evaluation of Two Partial Reconfiguration Interfaces on FPGAs: A Case Study. [Citation Graph (0, 0)][DBLP ] ERSA, 2006, pp:253-256 [Conf ] José Castro , Michael Georgiopoulos , Ronald F. DeMara , Avelino J. Gonzalez A Partitioned Fuzzy ARTMAP Implementation for Fast Processing of Large Databases on Sequential Machines. [Citation Graph (0, 0)][DBLP ] FLAIRS Conference, 2004, pp:- [Conf ] Jason D. Lohn , Gregory V. Larchev , Ronald F. DeMara A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs. [Citation Graph (0, 0)][DBLP ] ICES, 2003, pp:47-56 [Conf ] Kening Zhang , Ronald F. DeMara , Carthik A. Sharma Consensus-Based Evaluation for Fault Isolation and On-line Evolutionary Regeneration. [Citation Graph (0, 0)][DBLP ] ICES, 2005, pp:12-24 [Conf ] Yili Tseng , Ronald F. DeMara Communication Pattern Based Methodology for Performance Analysis of Termination Detection Schemes. [Citation Graph (0, 0)][DBLP ] ICPADS, 2002, pp:535-541 [Conf ] Ronald F. DeMara , Dan I. Moldovan Performance Indices for Parallel Marker-Propagation. [Citation Graph (0, 0)][DBLP ] ICPP (1), 1991, pp:658-659 [Conf ] Ronald F. DeMara , C. Lin , S. Kuo , Bahman S. Motlagh Barrier Synchronization Techniques for Distributed Process Creation. [Citation Graph (0, 0)][DBLP ] IPPS, 1994, pp:597-603 [Conf ] Ronald F. DeMara , Dan I. Moldovan Design of a Clustered Multiprocessor for Real-time Natural Language Understanding. [Citation Graph (0, 0)][DBLP ] IPPS, 1991, pp:270-277 [Conf ] Jason D. Lohn , Gregory V. Larchev , Ronald F. DeMara Evolutionary Fault Recovery in a Virtex FPGA Using a Representation that Incorporates Routing. [Citation Graph (0, 0)][DBLP ] IPDPS, 2003, pp:172- [Conf ] Ronald F. DeMara , Dan I. Moldovan The SNAP-1 Parallel AI Prototype. [Citation Graph (0, 0)][DBLP ] ISCA, 1991, pp:2-11 [Conf ] Jia Di , Jiann S. Yuan , Ronald F. DeMara High Throughput Power-Aware FIR Filter Design Based on Fine-Grain Pipelining Multipliers and Adders. [Citation Graph (0, 0)][DBLP ] ISVLSI, 2003, pp:260-261 [Conf ] Ronald F. DeMara , Dan I. Moldovan Marker-Passing on a Parallel Knowledge Processing Testbed. [Citation Graph (0, 0)][DBLP ] PDIS, 1991, pp:180- [Conf ] Ronald F. DeMara , Carthik A. Sharma Self-Checking Fault Detection using Discrepancy Mirrors. [Citation Graph (0, 0)][DBLP ] PDPTA, 2005, pp:311-317 [Conf ] Carthik A. Sharma , Ronald F. DeMara A combinatorial group testing method for FPGA fault location. [Citation Graph (0, 0)][DBLP ] ACST, 2006, pp:55-60 [Conf ] Adam J. Rocke , Ronald F. DeMara CONFIDANT: Collaborative Object Notification Framework for Insider Defense using Autonomous Network Transactions. [Citation Graph (0, 0)][DBLP ] Autonomous Agents and Multi-Agent Systems, 2006, v:12, n:1, pp:93-114 [Journal ] Ronald F. DeMara , Adam J. Rocke Mitigation of network tampering using dynamic dispatch of mobile agents. [Citation Graph (0, 0)][DBLP ] Computers & Security, 2004, v:23, n:1, pp:31-42 [Journal ] Jia Di , Jiann S. Yuan , Ronald F. DeMara Improving power-awareness of pipelined array multipliers using two-dimensional pipeline gating and its application on FIR design. [Citation Graph (0, 0)][DBLP ] Integration, 2006, v:39, n:2, pp:90-112 [Journal ] Scott C. Smith , Ronald F. DeMara , Jiann S. Yuan , D. Ferguson , D. Lamb Optimization of NULL convention self-timed circuits. [Citation Graph (0, 0)][DBLP ] Integration, 2004, v:37, n:3, pp:135-165 [Journal ] Scott C. Smith , Ronald F. DeMara , Jiann S. Yuan , M. Hagedorn , D. Ferguson Delay-insensitive gate-level pipelining. [Citation Graph (0, 0)][DBLP ] Integration, 2001, v:30, n:2, pp:103-131 [Journal ] Bahman S. Motlagh , Ronald F. DeMara Performance of Scalabale Shared-Memory Architectures. [Citation Graph (0, 0)][DBLP ] Journal of Circuits, Systems, and Computers, 2000, v:10, n:1-2, pp:1-22 [Journal ] José Castro , Michael Georgiopoulos , Ronald F. DeMara , Avelino J. Gonzalez Data-partitioning using the Hilbert space filling curves: Effect on the speed of convergence of Fuzzy ARTMAP for large database problems. [Citation Graph (0, 0)][DBLP ] Neural Networks, 2005, v:18, n:7, pp:967-984 [Journal ] José Castro , Jimmy Secretan , Michael Georgiopoulos , Ronald F. DeMara , Georgios C. Anagnostopoulos , Avelino J. Gonzalez Pipelining of Fuzzy ARTMAP without matchtracking: Correctness, performance bound, and Beowulf evaluation. [Citation Graph (0, 0)][DBLP ] Neural Networks, 2007, v:20, n:1, pp:109-128 [Journal ] Yili Tseng , Ronald F. DeMara , P. J. Wilder Distributed-sum termination detection supporting multithreaded execution. [Citation Graph (0, 0)][DBLP ] Parallel Computing, 2003, v:29, n:7, pp:953-968 [Journal ] Sang-Hwa Chung , Dan I. Moldovan , Ronald F. DeMara A Parallel Computational Model for Integrated Speech and Natural Language Understanding. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1993, v:42, n:10, pp:1171-1183 [Journal ] Ronald F. DeMara , Dan I. Moldovan The SNAP-1 Parallel AI Prototype. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Parallel Distrib. Syst., 1993, v:4, n:8, pp:841-854 [Journal ] H. K. G. Fernlund , Avelino J. Gonzalez , Michael Georgiopoulos , Ronald F. DeMara Learning tactical human behavior through observation of human performance. [Citation Graph (0, 0)][DBLP ] IEEE Transactions on Systems, Man, and Cybernetics, Part B, 2006, v:36, n:1, pp:128-140 [Journal ] Ronald F. DeMara , Yili Tseng , Abdel Ejnioui Tiered Algorithm for Distributed Process Quiescence and Termination Detection. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Parallel Distrib. Syst., 2007, v:18, n:11, pp:1529-1538 [Journal ] BIST-BASED Group Testing for Diagnosis of Embedded FPGA Cores. [Citation Graph (, )][DBLP ] Scalable FPGA Architecture for DCT Computation Using Dynamic Partial Reconfiguration. [Citation Graph (, )][DBLP ] Performance Evaluation of Two Allocation Schemes for Combinatorial Group Testing Fault Isolation. [Citation Graph (, )][DBLP ] Layered Approach to Instrinsic Evolvable Hardware Using Direct Bistream Manipulation of VIRTEX II Pro Devices. [Citation Graph (, )][DBLP ] Towards a Method For Evaluating Naturalness in Conversational Dialog Systems. [Citation Graph (, )][DBLP ] CRCD in machine learning at the University of Central Florida preliminary experiences. [Citation Graph (, )][DBLP ] Towards a Context-Based Dialog Management Layer for Expert Systems. [Citation Graph (, )][DBLP ] Search in 0.020secs, Finished in 0.023secs