|
Search the dblp DataBase
Ashraf M. Salem:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Sherif G. Aly, Ashraf M. Salem
Mobile Embedded System Co-Verification Modeling Using Java Observability. [Citation Graph (0, 0)][DBLP] Embedded Systems and Applications, 2003, pp:151-154 [Conf]
- Sherif G. Aly, Ashraf M. Salem
Java Based Co-Verification of Expedited Mobile Device Collaboration. [Citation Graph (0, 0)][DBLP] Embedded Systems and Applications, 2003, pp:161-168 [Conf]
- Mohamed N. Wageeh, Ayman M. Wahba, Ashraf M. Salem, Mohamed A. Sheirah
FPGA based accelerator for functional simulation. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2004, pp:317-320 [Conf]
- S. Reda, Ayman M. Wahba, Ashraf M. Salem, Dominique Borrione, M. Ghonaimy
On the use of don't cares during symbolic reachability analysis. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2001, pp:121-124 [Conf]
- Sherif G. Aly, Ashraf M. Salem
Java Based Co-Verification of Expedited Mobile Device. [Citation Graph (0, 0)][DBLP] IWSOC, 2003, pp:181-184 [Conf]
- Sherif G. Aly, Ashraf M. Salem
Observability-Based RTL Simulation using JAVA. [Citation Graph (0, 0)][DBLP] IWSOC, 2004, pp:179-182 [Conf]
- Dominique Borrione, Laurence V. Pierre, Ashraf M. Salem
Formal Verification of VHDL Descriptions in the Prevail Environment. [Citation Graph (0, 0)][DBLP] IEEE Design & Test of Computers, 1992, v:9, n:2, pp:42-56 [Journal]
- Dominique Borrione, Ashraf M. Salem
Denotational Semantics of a Synchronous VHDL Subset. [Citation Graph (0, 0)][DBLP] Formal Methods in System Design, 1995, v:7, n:1/2, pp:53-71 [Journal]
Code Synthesis for Timed Automata: A Comparison Using Case Study. [Citation Graph (, )][DBLP]
Automatic code generation from verified timed automata model. [Citation Graph (, )][DBLP]
Transaction Level Modeling in Java. [Citation Graph (, )][DBLP]
TCTL-Based Verification of Industrial Processes. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.004secs
|