The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Srinivasa Vemuru: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mohammed Niamat, Aditya Ravinuthala, Mohsin M. Jamali, Srinivasa Vemuru
    BIST for Embedded SRAMs in System on Chips. [Citation Graph (0, 0)][DBLP]
    ESA, 2005, pp:74-80 [Conf]
  2. Ahmed Elkammar, Srinivasa Vemuru, Norman Scheinberg
    A Bus Encoding Scheme to Reduce Power Consuming Signal Transitions. [Citation Graph (0, 0)][DBLP]
    ESA/VLSI, 2004, pp:12-17 [Conf]
  3. Ahmed Elkammar, Norman Scheinberg, Srinivasa Vemuru
    Bus Encoding Scheme To Eliminate Unwanted Signal Transitions. [Citation Graph (0, 0)][DBLP]
    DELTA, 2006, pp:472-480 [Conf]
  4. Srinivasa Vemuru, Norman Scheinberg, Edwyn Smith
    Short-circuit Power Dissipation Formulae for CMOS Gates. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:1333-1336 [Conf]
  5. Nathaniel Bird, Ethan S. Miller, Paul J. Pfeiffer, Srinivasa Vemuru
    Channel Routing with Crosstalk Consideration. [Citation Graph (0, 0)][DBLP]
    VLSI, 2003, pp:119-124 [Conf]
  6. Srinivasa Vemuru
    Simultaneous Switching Noise Estimation Including the Effects of the Driving Transistor Gate-Source Capacitance. [Citation Graph (0, 0)][DBLP]
    VLSI, 2003, pp:373-378 [Conf]
  7. Laurence Tianruo Yang, José G. Delgado-Frias, Yiming Li, Mohammed Niamat, Dimitrios Soudris, Srinivasa Vemuru
    Preface. [Citation Graph (0, 0)][DBLP]
    Integration, 2007, v:40, n:2, pp:61- [Journal]

  8. Subbus Control Line Impact on Effectiveness of Bus Encoding Schemes. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002