The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

P. W. Chandana Prasad: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. P. W. Chandana Prasad, Ali Assi, Mohamed Raseen
    BDD Minimization Using Graph Parameter Permutation. [Citation Graph (0, 0)][DBLP]
    ESA/VLSI, 2004, pp:491-496 [Conf]
  2. P. W. Chandana Prasad, Bruce Mills, Ali Assi, S. M. N. Arosha Senanayake, V. C. Prasad
    Evaluation time Estimation for Pass Transistor Logic circuits. [Citation Graph (0, 0)][DBLP]
    DELTA, 2006, pp:422-428 [Conf]
  3. P. W. Chandana Prasad, M. Maria Dominic, Ashutosh Kumar Singh
    Improved Variable Ordering for ROBDDs. [Citation Graph (0, 0)][DBLP]
    ICADL, 2003, pp:544-547 [Conf]
  4. P. W. Chandana Prasad, M. Maria Dominic, Ashutosh Kumar Singh
    Variable Order Verification Use of Logic Representation. [Citation Graph (0, 0)][DBLP]
    ICADL, 2003, pp:689- [Conf]
  5. P. W. Chandana Prasad, Ali Assi, Mohamed Raseen, A. Harb
    BDD Based Method for Fast Equivalence Checking. [Citation Graph (0, 0)][DBLP]
    International Conference on Computational Intelligence, 2004, pp:474-477 [Conf]
  6. Mohamed Raseen, Ali Assi, P. W. Chandana Prasad, A. Harb
    Effect of Boolean Min-terms on the Complexity of ROBDDs. [Citation Graph (0, 0)][DBLP]
    International Conference on Computational Intelligence, 2004, pp:454-457 [Conf]
  7. Bruce Mills, P. W. Chandana Prasad, Ali Assi
    Formal Presentation of Two Initial Variable Ordering Algorithms for Binary Decision Diagrams. [Citation Graph (0, 0)][DBLP]
    MSV, 2006, pp:256-262 [Conf]
  8. Mohamed Raseen, P. W. Chandana Prasad, Ali Assi
    An efficient estimation of the ROBDD's complexity. [Citation Graph (0, 0)][DBLP]
    Integration, 2006, v:39, n:3, pp:211-228 [Journal]
  9. P. W. Chandana Prasad, Ali Assi, Azam Beg
    Binary Decision Diagrams and neural networks. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2007, v:39, n:3, pp:301-320 [Journal]

  10. Utilizing synthesis to verify Boolean function models. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002