Search the dblp DataBase
Ivan Radojevic: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Zoran A. Salcic, Partha S. Roop, Dong Hui, Ivan Radojevic
HiDRA: A New Architecture for Heterogeneous Embedded Systems. [Citation Graph (0, 0)][DBLP]
ESA/VLSI, 2004, pp:164-170 [Conf] - Ivan Radojevic, Zoran A. Salcic, Partha S. Roop
Design of Heterogeneous Embedded Systems Using DFCharts Model of Computation. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2006, pp:461-464 [Conf] - Ivan Radojevic, Zoran A. Salcic, Partha S. Roop
Modeling Embedded Systems: From SystemC and Esterel to DFCharts. [Citation Graph (0, 0)][DBLP]
IEEE Design & Test of Computers, 2006, v:23, n:5, pp:348-358 [Journal] - Ivan Radojevic, Zoran A. Salcic, Partha S. Roop
A New Model for Heterogeneous Embedded Systems - What Esterel and SyncCharts Need to Become a Suitable Specification Platform. [Citation Graph (0, 0)][DBLP]
International Journal of Software Engineering and Knowledge Engineering, 2005, v:15, n:2, pp:405-410 [Journal] - Flavius Gruian, Partha S. Roop, Zoran A. Salcic, Ivan Radojevic
The SystemJ approach to system-level design. [Citation Graph (0, 0)][DBLP]
MEMOCODE, 2006, pp:149-158 [Conf] - Ivan Radojevic, Zoran A. Salcic, Partha S. Roop
McCharts and Multiclock FSMs for modeling large scale systems. [Citation Graph (0, 0)][DBLP]
MEMOCODE, 2007, pp:3-12 [Conf]
Modelling Heterogeneous Embedded Systems in DFCarts. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002