The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jon C. Muzio: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jing Zhong, Jon C. Muzio
    An Investigation of Non-Linear Machines as PRPGs in BIST. [Citation Graph (0, 0)][DBLP]
    ESA/VLSI, 2004, pp:360-366 [Conf]
  2. Elena Dubrova, Peeter Ellervee, D. Michael Miller, Jon C. Muzio
    TOP: An Algorithm for Three-Level Optimization of PLDs. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:751- [Conf]
  3. David Wessels, Jon C. Muzio
    Probabilistic Identification of Critical Components for Circuit Delays. [Citation Graph (0, 0)][DBLP]
    DFT, 1993, pp:215-222 [Conf]
  4. Jacqueline E. Rice, Jon C. Muzio
    Use of the Autocorrelation Function in the Classification of Switching Functions. [Citation Graph (0, 0)][DBLP]
    DSD, 2002, pp:244-251 [Conf]
  5. Micaela Serra, Jon C. Muzio
    The IT Support for Acquired Brain Injury Patients - the Design and Evaluation of a New Software Package. [Citation Graph (0, 0)][DBLP]
    HICSS, 2002, pp:135- [Conf]
  6. Laurence Tianruo Yang, Jon C. Muzio
    Testing Methodologies for Embedded Systems and Systems-on-Chip. [Citation Graph (0, 0)][DBLP]
    ICESS, 2004, pp:15-24 [Conf]
  7. Shujian Zhang, R. Byrne, Jon C. Muzio, D. Michael Miller
    Why Cellular Automata are better than LFSRs as Built-in Self-test Generators for Sequential-type Faults. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:69-72 [Conf]
  8. Jacqueline E. Rice, Jon C. Muzio
    Antisymmetries in the realization of Boolean functions. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:69-72 [Conf]
  9. Elena Dubrova, Dilian Gurov, Jon C. Muzio
    Full Sensitivity and Test Generation for Multiple-Valued Logic Circuits. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1994, pp:284-288 [Conf]
  10. Elena Dubrova, Dilian Gurov, Jon C. Muzio
    The Evaluation of Full Sensitivity for Test Generation in MVL Circuits. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1995, pp:104-0 [Conf]
  11. Elena Dubrova, Jon C. Muzio
    Testability of Generalized Multiple-Valued Reed-Muller Circuits. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1996, pp:56-61 [Conf]
  12. Elena Dubrova, Jon C. Muzio, Bernhard von Stengel
    Finding Composition Trees for Multiple-Valued Functions. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1997, pp:19-26 [Conf]
  13. Jon C. Muzio
    Concerning the Maximum Size of the Terms in the Realization of Symmetric Functions. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1990, pp:292-299 [Conf]
  14. Jacqueline E. Rice, Jon C. Muzio
    A Characterization of Antisymmetry in Boolean and Multi-Valued Functions. [Citation Graph (0, 0)][DBLP]
    ISMVL, 2005, pp:270-275 [Conf]
  15. David Wessels, Jon C. Muzio
    Concurrent Checking and Unidirectional Errors in Multiple-Valued Circuits. [Citation Graph (0, 0)][DBLP]
    ISMVL, 1992, pp:166-173 [Conf]
  16. Micaela Serra, E. Wang, Jon C. Muzio
    A Multimedia Virtual Lab for Digital Logic Design. [Citation Graph (0, 0)][DBLP]
    MSE, 1999, pp:39-40 [Conf]
  17. Fabrizio Lombardi, Yinan N. Shen, Jon C. Muzio
    On the testability of array structures for FFT computation. [Citation Graph (0, 0)][DBLP]
    SPDP, 1990, pp:519-522 [Conf]
  18. J. A. Bate, Jon C. Muzio
    Three Cell Structures for Ternary Cellular Arrays. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1977, v:26, n:12, pp:1191-1202 [Journal]
  19. Kevin Cattell, Jon C. Muzio
    Analysis of One-Dimensional Linear Hybrid Cellular Automata over GF(q). [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1996, v:45, n:7, pp:782-792 [Journal]
  20. Kevin Cattell, Shujian Zhang, Micaela Serra, Jon C. Muzio
    2-by-n Hybrid Cellular Automata with Regular Configuration: Theory and Application. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1999, v:48, n:3, pp:285-295 [Journal]
  21. Elena Dubrova, Jon C. Muzio
    Easily Testable Multiple-Valued Logic Circuits Derived from Reed-Muller Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2000, v:49, n:11, pp:1285-1289 [Journal]
  22. P. K. Lui, Jon C. Muzio
    Boolean Matrix Transforms for the Minimization of Modulo-2 Canonical Expansions. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1992, v:41, n:3, pp:342-348 [Journal]
  23. D. Michael Miller, Jon C. Muzio
    Spectral Fault Signatures for Internally Unate Combinational Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1983, v:32, n:11, pp:1058-1062 [Journal]
  24. D. Michael Miller, Jon C. Muzio
    Spectral Fault Signatures for Single Stuck-At Faults in Combinational Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1984, v:33, n:8, pp:765-769 [Journal]
  25. Jon C. Muzio
    Composite Spectra and the Analysis of Switching Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:8, pp:750-753 [Journal]
  26. Micaela Serra, Jon C. Muzio
    Testing Programmable Logic Arrays by Sum of Syndromes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1987, v:36, n:9, pp:1097-1101 [Journal]
  27. Kevin Cattell, Jon C. Muzio
    Synthesis of one-dimensional linear hybrid cellular automata. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:3, pp:325-335 [Journal]
  28. Micaela Serra, Jon C. Muzio
    Space compaction for multiple-output circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1988, v:7, n:10, pp:1105-1113 [Journal]
  29. Micaela Serra, Terry Slater, Jon C. Muzio, D. Michael Miller
    The analysis of one-dimensional linear cellular automata and their aliasing properties. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:7, pp:767-778 [Journal]
  30. Shujian Zhang, D. Michael Miller, Jon C. Muzio
    Notes on "Complexity of the lookup-table minimization problem for FPGA technology mapping". [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:12, pp:1588-1590 [Journal]

  31. A New Class of Cellular Automata. [Citation Graph (, )][DBLP]


  32. Redundant transformations for BIST testability metrics-based data path allocation. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.006secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002