|
Search the dblp DataBase
Xue-mi Zhao:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Xue-mi Zhao, Zhiying Wang
Power Optimization of Interconnection Networks for Transport Triggered Architecture. [Citation Graph (0, 0)][DBLP] ESA, 2006, pp:154-159 [Conf]
- Jiang-chun Ren, Kui Dai, Zhiying Wang, Xue-mi Zhao, Yuan-man Tong
Design and Implementation a TPM Chip SUP320 by SOC. [Citation Graph (0, 0)][DBLP] SEC, 2005, pp:143-154 [Conf]
- Yong Li, Zhiying Wang, Xue-mi Zhao, Jian Ruan, Kui Dai
Design of a Low-Power Embedded Processor Architecture Using Asynchronous Function Units. [Citation Graph (0, 0)][DBLP] Asia-Pacific Computer Systems Architecture Conference, 2007, pp:354-363 [Conf]
- Xue-mi Zhao, Zhiying Wang, Hongyi Lu, Kui Dai
A 6.35Mbps 1024-bit RSA crypto coprocessor in a 0.18um CMOS technology. [Citation Graph (0, 0)][DBLP] VLSI-SoC, 2006, pp:216-221 [Conf]
Search in 0.001secs, Finished in 0.001secs
|