The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Geng Bai: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj
    Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    DAC, 2001, pp:295-300 [Conf]
  2. Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj
    Simulation and Optimization of the Power Distribution Network in VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2000, pp:481-486 [Conf]
  3. Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj
    Power Bus Maximum Voltage Drop in Digital VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    ISQED, 2000, pp:263-268 [Conf]
  4. Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj
    RC Power Bus Maximum Voltage Drop in Digital VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:205-210 [Conf]
  5. Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj
    RC Power Bus Maximum Voltage Drop in Digital VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:257-0 [Conf]
  6. Geng Bai, Ibrahim N. Hajj
    Simultaneous Switching Noise and Resonance Analysis of On-Chip Power Distribution Network. [Citation Graph (0, 0)][DBLP]
    ISQED, 2002, pp:163-168 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002