The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Thomas W. Albrecht: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Thomas W. Albrecht, Johann Notbauer, Stefan Rohringer
    HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:808-811 [Conf]
  2. Thomas W. Albrecht
    Concurrent Design Methodology and Configuration Management of the SIEMENS EWSD - CCS7E Processor System Simulation. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:222-227 [Conf]
  3. Johann Notbauer, Thomas W. Albrecht, Georg Niedrist, Stefan Rohringer
    Verification and Management of a Multimillion-Gate Embedded Core Design. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:425-428 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002