Search the dblp DataBase

Publications of Author

1. Miron Abramovici, Paul Bradley, Kumar N. Dwarakanath, Peter Levin, Gérard Memmi, Dave Miller
   A reconfigurable design-for-debug infrastructure for SoCs. [Citation Graph (0, 0)][DBLP]
   DAC, 2006, pp:7-12 [Conf]
   
2. Kumar N. Dwarakanath, Ronald D. Blanton
   Universal fault simulation using fault tuples. [Citation Graph (0, 0)][DBLP]
   DAC, 2000, pp:786-789 [Conf]
   
3. Chunsheng Liu, Kumar N. Dwarakanath, Krishnendu Chakrabarty, Ronald D. Blanton
   Compact Dictionaries for Diagnosis of Unmodeled Faults in Scan-BIST. [Citation Graph (0, 0)][DBLP]
   ISVLSI, 2004, pp:173-178 [Conf]
   
4. Ronald D. Blanton, John T. Chen, Rao Desineni, Kumar N. Dwarakanath, Wojciech Maly, Thomas J. Vogels
   Fault Tuples in Diagnosis of Deep-Submicron Circuits. [Citation Graph (0, 0)][DBLP]
   ITC, 2002, pp:233-241 [Conf]
   
5. R. D. (Shawn) Blanton, Kumar N. Dwarakanath, Anirudh B. Shah
   Analyzing the Effectiveness of Multiple-Detect Test Sets. [Citation Graph (0, 0)][DBLP]
   ITC, 2003, pp:876-885 [Conf]
   
6. Rao Desineni, Kumar N. Dwarakanath, Ronald D. Blanton
   Universal test generation using fault tuples. [Citation Graph (0, 0)][DBLP]
   ITC, 2000, pp:812-819 [Conf]
   
7. Sounil Biswas, Kumar N. Dwarakanath, R. D. (Shawn) Blanton
   Generalized Sensitization using Fault Tuples. [Citation Graph (0, 0)][DBLP]
   VTS, 2004, pp:297-303 [Conf]
   
8. Kumar N. Dwarakanath, R. D. (Shawn) Blanton
   Exploiting Dominance and Equivalence using Fault Tuples. [Citation Graph (0, 0)][DBLP]
   VTS, 2002, pp:269-274 [Conf]
   
9. Ronald D. Blanton, Kumar N. Dwarakanath, Rao Desineni
   Defect Modeling Using Fault Tuples. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:11, pp:2450-2464 [Journal]