The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Giovanni Agosta: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Giovanni Agosta, Francesco Bruschi, Donatella Sciuto
    Static analysis of transaction-level models. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:448-453 [Conf]
  2. Giampaolo Agosta, Francesco Bruschi, Donatella Sciuto
    Synthesis of Dynamic Class Loading Specifications on Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    DELTA, 2004, pp:431-433 [Conf]
  3. Giovanni Agosta, Francesco Bruschi, Marco D. Santambrogio, Donatella Sciuto
    Synthesis of Object Oriented Models on Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    ERSA, 2006, pp:249-250 [Conf]
  4. Giovanni Agosta, Francesco Bruschi, Marco D. Santambrogio, Donatella Sciuto
    A Data Oriented Approach to the Design of Reconfigurable Stream Decoders. [Citation Graph (0, 0)][DBLP]
    ESTImedia, 2005, pp:107-112 [Conf]
  5. Giovanni Agosta, Francesco Bruschi, Donatella Sciuto
    An efficient cost-based canonical form for Boolean matching. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:445-448 [Conf]
  6. Giovanni Agosta, Stefano Crespi-Reghizzi, Gerlando Falauto, Martino Sykora
    JIST: Just-in-Time Scheduling Translation for Parallel Processors. [Citation Graph (0, 0)][DBLP]
    ISPDC/HeteroPar, 2004, pp:122-132 [Conf]
  7. Giovanni Agosta, Luca Breveglieri, Gerardo Pelosi, Martino Sykora
    Programming Highly Parallel Reconfigurable Architectures for Public-Key Cryptographic Applications. [Citation Graph (0, 0)][DBLP]
    ITNG, 2007, pp:3-10 [Conf]
  8. Giovanni Agosta, Stefano Crespi-Reghizzi, P. Palumbo, Martino Sykora
    Selective compilation via fast code analysis and bytecode tracing. [Citation Graph (0, 0)][DBLP]
    SAC, 2006, pp:906-911 [Conf]
  9. Giovanni Agosta, Gianluca Palermo, Cristina Silvano
    Multi-objective co-exploration of source code transformations and design space architectures for low-power embedded systems. [Citation Graph (0, 0)][DBLP]
    SAC, 2004, pp:891-896 [Conf]
  10. Giovanni Agosta, Stefano Crespi-Reghizzi, Gerlando Falauto, Martino Sykora
    JIST: Just-In-Time scheduling translation for parallel processors. [Citation Graph (0, 0)][DBLP]
    Scientific Programming, 2005, v:13, n:3, pp:239-253 [Journal]
  11. Giovanni Agosta, Francesco Bruschi, Gerardo Pelosi, Donatella Sciuto
    A Unified Approach to Canonical Form-based Boolean Matching. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:841-846 [Conf]

  12. Dynamic Look Ahead Compilation: A Technique to Hide JIT Compilation Latencies in Multicore Environment. [Citation Graph (, )][DBLP]


  13. Countermeasures against Branch Target Buffer Attacks. [Citation Graph (, )][DBLP]


  14. Design of a parallel AES for graphics hardware using the CUDA framework. [Citation Graph (, )][DBLP]


  15. Record Setting Software Implementation of DES Using CUDA. [Citation Graph (, )][DBLP]


  16. Fast Disk Encryption through GPGPU Acceleration. [Citation Graph (, )][DBLP]


  17. Dynamic configuration of application-specific implicit instructions for embedded pipelined processors. [Citation Graph (, )][DBLP]


  18. A Domain Specific Language for Cryptography. [Citation Graph (, )][DBLP]


  19. Adaptive Metrics for System-Level Functional Partitioning. [Citation Graph (, )][DBLP]


  20. Aspect Orientation in System Level Design. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002