The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Enrico Malavasi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bogdan G. Arsintescu, Edoardo Charbon, Enrico Malavasi, Umakanta Choudhury, William H. Kao
    General AC Constraint Transformation for Analog ICs. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:38-43 [Conf]
  2. Cyrus Bamji, Enrico Malavasi
    Enhanced Network Flow Algorithm for Yield Optimization. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:746-751 [Conf]
  3. Edoardo Charbon, Enrico Malavasi, Davide Pandini, Alberto L. Sangiovanni-Vincentelli
    Simultaneous Placement and Module Optimization of Analog IC's. [Citation Graph (0, 0)][DBLP]
    DAC, 1994, pp:31-35 [Conf]
  4. Paolo Miliozzi, Iasson Vassiliou, Edoardo Charbon, Enrico Malavasi, Alberto L. Sangiovanni-Vincentelli
    Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:227-232 [Conf]
  5. Edoardo Charbon, Paolo Miliozzi, Enrico Malavasi, Alberto L. Sangiovanni-Vincentelli
    Generalized constraint generation in the presence of non-deterministic parasitics. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1996, pp:187-192 [Conf]
  6. Edoardo Charbon, Enrico Malavasi, Alberto L. Sangiovanni-Vincentelli
    Generalized constraint generation for analog circuit design. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1993, pp:408-414 [Conf]
  7. Enrico Malavasi, Umakanta Choudhury, Alberto L. Sangiovanni-Vincentelli
    A Routing Methodology for Analog Integrated Circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1990, pp:202-205 [Conf]
  8. Valentino Liberali, Enrico Malavasi, Davide Pandini
    Automatic Generation of Transistor Stacks for CMOS Analog Layout. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:2098-2102 [Conf]
  9. Enrico Malavasi
    Design Based Yield Improvements (DBYI). [Citation Graph (0, 0)][DBLP]
    ISQED, 2003, pp:9- [Conf]
  10. Enrico Malavasi, Stefano Zanella, Min Cao, Julian Uschersohn, Mike Misheloff, Carlo Guardiani
    Impact Analysis of Process Variability on Clock Skew. [Citation Graph (0, 0)][DBLP]
    ISQED, 2002, pp:129-132 [Conf]
  11. Kenneth S. Kundert, Henry Chang, Dan Jefferies, Gilles Lamant, Enrico Malavasi, Fred Sendig
    Design of mixed-signal systems-on-a-chip. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:12, pp:1561-1571 [Journal]
  12. Enrico Malavasi, Edoardo Charbon, Eric Felt, Alberto L. Sangiovanni-Vincentelli
    Automation of IC layout with analog constraints. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:8, pp:923-942 [Journal]
  13. Enrico Malavasi, Davide Pandini
    Optimum CMOS stack generation with analog constraints. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:1, pp:107-122 [Journal]
  14. Enrico Malavasi, Alberto L. Sangiovanni-Vincentelli
    Area routing for analog layout. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:8, pp:1186-1197 [Journal]
  15. L. Lentola, Guido M. Corelazzo, Enrico Malavasi, Andrea Baschirotto
    Design of SC filters for video applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2000, v:10, n:1, pp:14-22 [Journal]

Search in 0.014secs, Finished in 0.015secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002