The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Karthik Rajagopal: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ravishankar Arunachalam, Karthik Rajagopal, Lawrence T. Pileggi
    TACO: timing analysis with coupling. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:266-269 [Conf]
  2. Amit Chowdhary, Karthik Rajagopal, Satish Venkatesan, Tung Cao, Vladimir Tiourin, Yegna Parasuram, Bill Halpin
    How accurately can we model timing in a placement engine? [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:801-806 [Conf]
  3. Sung-Woo Hur, Tung Cao, Karthik Rajagopal, Yegna Parasuram, Amit Chowdhary, Vladimir Tiourin, Bill Halpin
    Force directed mongrel with physical net constraints. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:214-219 [Conf]
  4. Paul D. Gross, Ravishankar Arunachalam, Karthik Rajagopal, Lawrence T. Pileggi
    Determination of worst-case aggressor alignment for delay calculation. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:212-219 [Conf]
  5. Karthik Rajagopal, Tal Shaked, Yegna Parasuram, Tung Cao, Amit Chowdhary, Bill Halpin
    Timing driven force directed placement with physical net constraints. [Citation Graph (0, 0)][DBLP]
    ISPD, 2003, pp:60-66 [Conf]

  6. An enhanced topology for reliability of a high performance 3.3V I/O buffer in a single-well bulk CMOS 1.8v-oxide low voltage process. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002