The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Lukas P. P. P. van Ginneken: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Amir H. Ajami, Kaustav Banerjee, Massoud Pedram, Lukas P. P. P. van Ginneken
    Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs. [Citation Graph (0, 0)][DBLP]
    DAC, 2001, pp:567-572 [Conf]
  2. Michel R. C. M. Berkelaar, Lukas P. P. P. van Ginneken
    Efficient orthonormality testing for synthesis with pass-transistor selectors. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:256-263 [Conf]
  3. Shih-Chieh Chang, Lukas P. P. P. van Ginneken, Malgorzata Marek-Sadowska
    Fast Boolean optimization by rewiring. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1996, pp:262-269 [Conf]
  4. Ralph H. J. M. Otten, Lukas P. P. P. van Ginneken, Narendra V. Shenoy
    Embedded tutorial: Speed - new paradigms in design for performance. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1996, pp:700- [Conf]
  5. Daniel Brand, Robert F. Damiano, Lukas P. P. P. van Ginneken, Anthony D. Drumm
    In the Driver's Seat of BooleDozer. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:518-521 [Conf]
  6. Lukas P. P. P. van Ginneken
    Fanin Ordering in Multi-Slot Timing Analysis. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:44-47 [Conf]
  7. Ramsey W. Haddad, Lukas P. P. P. van Ginneken, Narendra V. Shenoy
    Discrete Drive Selection for Continuous Sizing. [Citation Graph (0, 0)][DBLP]
    ICCD, 1997, pp:110-115 [Conf]
  8. Andreas Kuehlmann, Lukas P. P. P. van Ginneken
    Grammar-Based Optimization of Synthesis Scenarios. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:20-25 [Conf]
  9. Robert E. Mains, Thomas A. Mosher, Lukas P. P. P. van Ginneken, Robert F. Damiano
    Timing Verification and Optimization for the PowerPCTM Processor Family. [Citation Graph (0, 0)][DBLP]
    ICCD, 1994, pp:390-393 [Conf]
  10. Shih-Chieh Chang, Lukas P. P. P. van Ginneken, Malgorzata Marek-Sadowska
    Circuit Optimization by Rewiring. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1999, v:48, n:9, pp:962-970 [Journal]

  11. Optimal slicing of plane point placements. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002