|
Search the dblp DataBase
Smita Bakshi:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Smita Bakshi, Daniel Gajski
Hardware/Software Partitioning and Pipelining. [Citation Graph (0, 0)][DBLP] DAC, 1997, pp:713-716 [Conf]
- Smita Bakshi, Daniel D. Gajski
Design exploration for high-performance pipelines. [Citation Graph (0, 0)][DBLP] ICCAD, 1994, pp:312-316 [Conf]
- Smita Bakshi, Daniel Gajski
A Scheduling and Pipelining Algorithm for Hardware/Software Systems. [Citation Graph (0, 0)][DBLP] ISSS, 1997, pp:113-0 [Conf]
- Nithya Raghavan, Venkatesh Akella, Smita Bakshi
Automatic Insertion of Gated Clocks at Register Transfer Level. [Citation Graph (0, 0)][DBLP] VLSI Design, 1999, pp:48-54 [Conf]
- Smita Bakshi, Daniel Gajski
Performance-constrained hierarchical pipelining for behaviors, loops, and operations. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2001, v:6, n:1, pp:1-25 [Journal]
- Jie Gong, Daniel Gajski, Smita Bakshi
Model refinement for hardware-software codesign. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:1, pp:22-41 [Journal]
- Smita Bakshi, Daniel D. Gajski
Component selection for high-performance pipelines. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 1996, v:4, n:2, pp:181-194 [Journal]
- Smita Bakshi, Daniel D. Gajski
Partitioning and pipelining for performance-constrained hardware/software systems. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 1999, v:7, n:4, pp:419-432 [Journal]
A memory selection algorithm for high-performance pipelines. [Citation Graph (, )][DBLP]
A component selection algorithm for high-performance pipelines. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|