The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bulent Basaran: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bulent Basaran, Rob A. Rutenbar
    An O(n) Algorithm for Transistor Stacking with Performance Constraints. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:221-226 [Conf]
  2. Bulent Basaran, Rob A. Rutenbar, L. Richard Carley
    Latchup-aware placement and parasitic-bounded routing of custom analog cells. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1993, pp:415-421 [Conf]
  3. Rory McInerney, Kurt Leeper, Troy Hill, Heming Chan, Bulent Basaran, Lance McQuiddy
    Methodology for repeater insertion management in the RTL, layout, floorplan and fullchip timing databases of the Itanium microprocessor. [Citation Graph (0, 0)][DBLP]
    ISPD, 2000, pp:99-104 [Conf]
  4. Bulent Basaran, Kiran Ganesh, Raymond Y. K. Lau, Artour Levin, Miles McCoo, Srinivasan Rangarajan, Naresh Sehgal
    GeneSys: A Leaf-Cell Layout Synthesis System for GHz VLSI Designs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1999, pp:448-452 [Conf]

  5. Accelerated design of analog, mixed-signal circuits in Titan. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002