Search the dblp DataBase
Derek L. Beatty: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Derek L. Beatty, Randal E. Bryant
Fast Incremental Circuit Analysis Using Extracted Hierarchy. [Citation Graph (0, 0)][DBLP]
DAC, 1988, pp:495-500 [Conf] - Derek L. Beatty, Randal E. Bryant
Formally Verifying a Microprocessor Using a Simulation Methodology. [Citation Graph (0, 0)][DBLP]
DAC, 1994, pp:596-602 [Conf] - Randal E. Bryant, Derek L. Beatty, Karl S. Brace, K. Cho, Thomas J. Sheffler
COSMOS: A Compiled Simulator for MOS Circuits. [Citation Graph (0, 0)][DBLP]
DAC, 1987, pp:9-16 [Conf] - Randal E. Bryant, Derek L. Beatty, Carl-Johan H. Seger
Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation. [Citation Graph (0, 0)][DBLP]
DAC, 1991, pp:397-402 [Conf] - Manish Pandey, Richard Raimi, Derek L. Beatty, Randal E. Bryant
Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation. [Citation Graph (0, 0)][DBLP]
DAC, 1996, pp:649-654 [Conf] - Manish Pandey, Alok Jain, Randal E. Bryant, Derek L. Beatty, Gary York, Samir Jain
Extraction of finite state machines from transistor netlists by symbolic simulation. [Citation Graph (0, 0)][DBLP]
ICCD, 1995, pp:596-601 [Conf]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002