The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Pierluigi Nuzzo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Fernando De Bernardinis, Pierluigi Nuzzo, Alberto L. Sangiovanni-Vincentelli
    Mixed signal design space exploration through analog platforms. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:875-880 [Conf]
  2. Pierluigi Nuzzo, Geert Van der Plas, Fernando De Bernardinis, Liesbet Van der Perre, Bert Gyselinckx, Pierangelo Terreni
    A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:873-878 [Conf]
  3. V. Giannini, Pierluigi Nuzzo, Fernando De Bernardinis, Jan Craninckx, Boris Come, Stefano D'Amico, Andrea Baschirotto
    A synthesis tool for power-efficient base-band filter design. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:162-163 [Conf]
  4. Fernando De Bernardinis, Pierluigi Nuzzo, Alberto L. Sangiovanni-Vincentelli
    Robust system level design with analog platforms. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2006, pp:334-341 [Conf]
  5. Fernando De Bernardinis, Pierluigi Nuzzo, Pierangelo Terreni, Alberto L. Sangiovanni-Vincentelli
    Enriching an analog platform for analog-to-digital converter design. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2005, pp:1286-1289 [Conf]

  6. Contract-based system-level composition of analog circuits. [Citation Graph (, )][DBLP]


  7. Mixed-Signal Design Space Exploration of Time-Interleaved A/D Converters for Ultra-Wide Band Applications. [Citation Graph (, )][DBLP]


  8. An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002