Search the dblp DataBase
Chi-Yuan Lo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Charles R. Bonapace, Chi-Yuan Lo
An O(nlogm) Algorithm for VLSI Design Rule Checking. [Citation Graph (0, 0)][DBLP]
DAC, 1989, pp:503-507 [Conf] - Kuang-Wei Chiang, Surendra Nahar, Chi-Yuan Lo
Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2. [Citation Graph (0, 0)][DBLP]
DAC, 1988, pp:471-475 [Conf] - Debaprosad Dutt, Chi-Yuan Lo
On Minimal Closure Constraint Generation for Symbolic Cell Assembly. [Citation Graph (0, 0)][DBLP]
DAC, 1991, pp:736-739 [Conf] - Chi-Yuan Lo
Automatic Tub Region Generation for Symbolic Layout Compaction. [Citation Graph (0, 0)][DBLP]
DAC, 1989, pp:302-306 [Conf] - Chi-Yuan Lo, Ravi Varadarajan
An O(n1.5logn) 1-d Compaction Algorithm. [Citation Graph (0, 0)][DBLP]
DAC, 1990, pp:382-387 [Conf] - Chong-Leong Ong, Jeong-Tyng Li, Chi-Yuan Lo
GENAC: An Automatic Cell Synthesis Tool. [Citation Graph (0, 0)][DBLP]
DAC, 1989, pp:239-244 [Conf] - H. Shin, Chi-Yuan Lo
An Efficient Two-Dimensional Layout Compaction Algorithm. [Citation Graph (0, 0)][DBLP]
DAC, 1989, pp:290-295 [Conf] - So-Zen Yao, Chung-Kuan Cheng, Debaprosad Dutt, Surendra Nahar, Chi-Yuan Lo
Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP. [Citation Graph (0, 0)][DBLP]
DAC, 1993, pp:395-400 [Conf] - Nishit P. Parikh, Chi-Yuan Lo, Anoop Singhal, Kwok W. Wu
HS: A Hierarchical Search Package for CAD Data. [Citation Graph (0, 0)][DBLP]
ICCAD, 1990, pp:478-481 [Conf] - Anoop Singhal, Robert M. Arlein, Chi-Yuan Lo
DDB: An Object Oriented Design Data Manager for VLSI CAD. [Citation Graph (0, 0)][DBLP]
SIGMOD Conference, 1993, pp:467-470 [Conf] - Chi-Yuan Lo, Jirí Matousek, William L. Steiger
Ham-Sandwich Cuts in R^d [Citation Graph (0, 0)][DBLP]
STOC, 1992, pp:539-545 [Conf] - Anoop Singhal, Chi-Yuan Lo
Object oriented data modeling for VLSI/CAD. [Citation Graph (0, 0)][DBLP]
VLSI Design, 1995, pp:25-29 [Conf] - Chi-Yuan Lo, Jirí Matousek, William L. Steiger
Algorithms for Ham-Sandwich Cuts. [Citation Graph (0, 0)][DBLP]
Discrete & Computational Geometry, 1994, v:11, n:, pp:433-452 [Journal] - Charles R. Bonapace, Chi-Yuan Lo
An O(n log m) algorithm for VLSI design rule checking. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:6, pp:753-758 [Journal] - Kuang-Wei Chiang, Surendra Nahar, Chi-Yuan Lo
Time-efficient VLSI artwork analysis algorithms in GOALIE2. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:6, pp:640-648 [Journal] - Chi-Yuan Lo, Hao N. Nham, Ajoy K. Bose
Algorithms for an Advanced Fault Simulation System in MOTIS. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1987, v:6, n:2, pp:232-240 [Journal] - Nishit P. Parikh, Chi-Yuan Lo, Anoop Singhal, Kwok W. Wu
HS: a hierarchical search package for CAD data. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:1, pp:1-5 [Journal] - Shun-Lin Su, Charles H. Barry, Chi-Yuan Lo
A space-efficient short-finding algorithm [VLSI layouts]. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:8, pp:1065-1068 [Journal] - So-Zen Yao, Chung-Kuan Cheng, Debaprosad Dutt, Surendra Nahar, Chi-Yuan Lo
A cell-based hierarchical pitchmatching compaction using minimal LP. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:4, pp:523-526 [Journal]
A Wireless Human Motion Capturing System for Home Rehabilitation. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002