The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guido De Sandre: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michele Borgatti, L. Cali, Guido De Sandre, B. Forét, D. Iezzi, Francesco Lertora, G. Muzzi, Marco Pasotti, Marco Poles, Pier Luigi Rolandi
    A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:691-695 [Conf]
  2. Davide Baderna, Alessandro Cabrini, Guido De Sandre, Francesco De Santis, Marco Pasotti, Andrea Rossini, Guido Torelli
    A 1.2 V sense amplifier for high-performance embeddable NOR flash memories. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2005, pp:1266-1269 [Conf]
  3. Carlo Roma, Pierluigi Daglio, Guido De Sandre, Marco Pasotti, Marco Poles
    How Circuit Analysis and Yield Optimization Can Be Used To Detect Circuit Limitations Before Silicon Results. [Citation Graph (0, 0)][DBLP]
    ISQED, 2005, pp:107-112 [Conf]
  4. Guido De Sandre, Mauro Forti, Paolo Nistri, Amedeo Premoli
    Full-range cellular neural networks and differential variational inequalities. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002