Search the dblp DataBase
Karl S. Brace: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Karl S. Brace, Richard L. Rudell, Randal E. Bryant
Efficient Implementation of a BDD Package. [Citation Graph (0, 0)][DBLP]
DAC, 1990, pp:40-45 [Conf] - Randal E. Bryant, Derek L. Beatty, Karl S. Brace, K. Cho, Thomas J. Sheffler
COSMOS: A Compiled Simulator for MOS Circuits. [Citation Graph (0, 0)][DBLP]
DAC, 1987, pp:9-16 [Conf] - Gabriel P. Bischoff, Karl S. Brace, Samir Jain, Rahul Razdan
Formal Implementation Verification of the Bus Interface Unit for the Alpha 21264 Microprocessor. [Citation Graph (0, 0)][DBLP]
ICCD, 1997, pp:16-24 [Conf] - Rahul Razdan, Karl S. Brace, Michael D. Smith
PRISC Software Acceleration Techniques. [Citation Graph (0, 0)][DBLP]
ICCD, 1994, pp:145-149 [Conf] - Gabriel P. Bischoff, Karl S. Brace, Gianpiero Cabodi, Sergio Nocco, Stefano Quer
Exploiting Target Enlargement and Dynamic Abstraction within Mixed BDD and SAT Invariant Checking. [Citation Graph (0, 0)][DBLP]
Electr. Notes Theor. Comput. Sci., 2005, v:119, n:2, pp:33-49 [Journal] - Gabriel P. Bischoff, Karl S. Brace, Gianpiero Cabodi
A Compositional Approach for Equivalence Checking of Sequential Circuits with Unknown Reset State and Overlapping Partitions. [Citation Graph (0, 0)][DBLP]
EUROCAST, 2007, pp:505-514 [Conf]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002