|
Search the dblp DataBase
Richard L. Rudell:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Karl S. Brace, Richard L. Rudell, Randal E. Bryant
Efficient Implementation of a BDD Package. [Citation Graph (0, 0)][DBLP] DAC, 1990, pp:40-45 [Conf]
- Richard L. Rudell
Tutorial: Design of a Logic Synthesis System. [Citation Graph (0, 0)][DBLP] DAC, 1996, pp:191-196 [Conf]
- Vigyan Singhal, Carl Pixley, Richard L. Rudell, Robert K. Brayton
The Validity of Retiming Sequential Circuits. [Citation Graph (0, 0)][DBLP] DAC, 1995, pp:316-321 [Conf]
- Narendra V. Shenoy, Richard L. Rudell
Efficient implementation of retiming. [Citation Graph (0, 0)][DBLP] ICCAD, 1994, pp:226-233 [Conf]
- Karen A. Bartlett, Robert K. Brayton, Gary D. Hachtel, Reily M. Jacoby, Christopher R. Morrison, Richard L. Rudell, Alberto L. Sangiovanni-Vincentelli, Albert R. Wang
Multi-level logic minimization using implicit don't cares. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1988, v:7, n:6, pp:723-740 [Journal]
- Robert K. Brayton, Richard L. Rudell, Alberto L. Sangiovanni-Vincentelli, Albert R. Wang
MIS: A Multiple-Level Logic Optimization System. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1987, v:6, n:6, pp:1062-1081 [Journal]
- Richard L. Rudell, Alberto L. Sangiovanni-Vincentelli
Multiple-Valued Minimization for PLA Optimization. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1987, v:6, n:5, pp:727-750 [Journal]
Search in 0.001secs, Finished in 0.001secs
|