The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kuang-Wei Chiang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kuang-Wei Chiang
    Resistance Extraction and Resistance Calculation in GOALIE? [Citation Graph (0, 0)][DBLP]
    DAC, 1989, pp:682-685 [Conf]
  2. Kuang-Wei Chiang, Surendra Nahar, Chi-Yuan Lo
    Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2. [Citation Graph (0, 0)][DBLP]
    DAC, 1988, pp:471-475 [Conf]
  3. Kuang-Wei Chiang, Zvonko G. Vranesic
    A Tree Representation of Combinational Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1983, v:32, n:3, pp:315-319 [Journal]
  4. Kuang-Wei Chiang, Zvonko G. Vranesic
    Comments on ``Fault Diagnosis of MOS Combinational Networks''. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1984, v:33, n:10, pp:947- [Journal]
  5. Kuang-Wei Chiang, Surendra Nahar, Chi-Yuan Lo
    Time-efficient VLSI artwork analysis algorithms in GOALIE2. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:6, pp:640-648 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002