The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Mauro Chinosi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mauro Chinosi, Roberto Zafalon, Carlo Guardiani
    Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:562-567 [Conf]
  2. Loris Navoni, Roberto Canegallo, Mauro Chinosi, Giovanni Gozzini, Alan Kramer, Pier Luigi Rolandi
    Words Recognition using Associative Memory. [Citation Graph (0, 0)][DBLP]
    ICDAR, 1997, pp:97-101 [Conf]
  3. Mauro Chinosi, Roberto Zafalon, Carlo Guardiani
    Automatic characterization and modeling of power consumption in static RAMs. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1998, pp:112-114 [Conf]
  4. Alan Kramer, Roberto Canegallo, Mauro Chinosi, D. Doise, Giovanni Gozzini, Pier Luigi Rolandi, M. Sabatini, P. Zabberoni
    Ultra-low-power analog associative memory core using flash-EEPROM-based programmable capacitors. [Citation Graph (0, 0)][DBLP]
    ISLPD, 1995, pp:203-208 [Conf]
  5. Manuela Anton, Mauro Chinosi, Daniele Sirtori, Roberto Zafalon
    Architectural Design Space Exploration Achieved through Innovative RTL Power Estimation Techniques. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2000, pp:3-13 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002