The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Manpreet Khaira: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Edmund M. Clarke, Manpreet Khaira, Xudong Zhao
    Word Level Model Checking - Avoiding the Pentium FDIV Error. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:645-648 [Conf]
  2. Yirng-An Chen, Edmund M. Clarke, Pei-Hsin Ho, Yatin Vasant Hoskote, Timothy Kam, Manpreet Khaira, John W. O'Leary, Xudong Zhao
    Verification of All Circuits in a Floating-Point Unit Using Word-Level Model Checking. [Citation Graph (0, 0)][DBLP]
    FMCAD, 1996, pp:19-33 [Conf]
  3. H. T. Kung, Peter Steenkiste, Marco Gubitoso, Manpreet Khaira
    Parallelizing a New Class of Large Applications over High-speed Networks. [Citation Graph (0, 0)][DBLP]
    PPOPP, 1991, pp:167-177 [Conf]
  4. Jeremy Casas, Hannah Honghua Yang, Manpreet Khaira, Mandar Joshi, Thomas Tetzlaff, Steve W. Otto, Erik Seligman
    Logic Verification of Very Large Circuits Using Shark. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1999, pp:310-317 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002