The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Massimo Conti: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Massimo Conti, Marco Caldari, Giovanni B. Vece, Simone Orcioni, Claudio Turchetti
    Performance analysis of different arbitration algorithms of the AMBA AHB bus. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:618-621 [Conf]
  2. Marco Caldari, Massimo Conti, Massimo Coppola, Paolo Crippa, Simone Orcioni, Lorenzo Pieralisi, Claudio Turchetti
    System-Level Power Analysis Methodology Applied to the AMBA AHB Bus. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20032-20039 [Conf]
  3. Marco Caldari, Massimo Conti, Massimo Coppola, Stephane Curaba, Lorenzo Pieralisi, Claudio Turchetti
    Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20026-20031 [Conf]
  4. Marco Caldari, Massimo Conti, Paolo Crippa, Giuliano Marozzi, Fabio Di Gennaro, Simone Orcioni, Claudio Turchetti
    SystemC Modeling of a Bluetooth Transceiver: Dynamic Management of Packet Type in a Noisy Channel. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20214-20219 [Conf]
  5. Massimo Conti
    SystemC Analysis of a New Dynamic Power Management Architectur. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:177-178 [Conf]
  6. Massimo Conti, Daniele Moretti
    System Level Analysis of the Bluetooth Standard. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:118-123 [Conf]
  7. Massimo Baleani, Massimo Conti, Alberto Ferrari, Valerio Frascolla, Alberto L. Sangiovanni-Vincentelli
    An Enhanced POLIS Framework for Fast Exploration and Implementation of I/O Subsystems on CSoC Platforms. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:677-686 [Conf]
  8. Massimo Conti, G. Guaitini, Claudio Turchetti
    An Analog CMOS Neural Network with On-Chip Learning and Multilevel Weight Storage. [Citation Graph (0, 0)][DBLP]
    ICANN, 1996, pp:761-766 [Conf]
  9. Massimo Conti, Paolo Crippa, Francesco Fedecostunte, Simone Orcioni, F. Ricciardi, Claudio Turchetti, Loris Vendrame
    A modular test structure for CMOS mismatch characterization. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2003, pp:569-572 [Conf]
  10. Paolo Crippa, Massimo Conti, Claudio Turchetti
    A statistical methodology for the design of high-performance current steering DAC's. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2001, pp:311-314 [Conf]
  11. Massimo Conti, Paolo Crippa, Simone Orcioni, Claudio Turchetti
    A current-mode circuit for fuzzy partition membership functions. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 1999, pp:391-394 [Conf]
  12. Massimo Conti, Paolo Crippa, Simone Orcioni, Claudio Turchetti
    Statistical modeling of MOS transistor mismatch based on the parameters' autocorrelation function. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 1999, pp:222-225 [Conf]
  13. Simone Orcioni, Massimiliano Pirani, Claudio Turchetti, Massimo Conti
    Practical notes on two Volterra filter identification direct methods. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2002, pp:587-590 [Conf]
  14. Massimo Conti, Paolo Crippa, Simone Orcioni, M. Pesare, Claudio Turchetti, Loris Vendrame, S. Lucherini
    A new methodology for the statistical analysis of VLSI CMOS circuits and its application to flash memories. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:89-92 [Conf]
  15. M. R. Belli, Massimo Conti, Paolo Crippa, Claudio Turchetti
    Artificial neural networks as approximators of stochastic processes. [Citation Graph (0, 0)][DBLP]
    Neural Networks, 1999, v:12, n:4-5, pp:647-658 [Journal]
  16. Massimo Conti, Simone Orcioni, Claudio Turchetti
    Training neural networks to be insensitive to weight random variations. [Citation Graph (0, 0)][DBLP]
    Neural Networks, 2000, v:13, n:1, pp:125-132 [Journal]
  17. Massimo Conti, Paolo Crippa, Simone Orcioni, Claudio Turchetti
    Parametric yield formulation of MOS IC's affected by mismatch effect. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:5, pp:582-596 [Journal]
  18. Massimo Conti, Simone Orcioni, Claudio Turchetti, Giovanni Soncini, Nicola Zorzi
    Analytical device modeling for MOS analog IC's based on regularization and Bayesian estimation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:11, pp:1309-1323 [Journal]
  19. Paolo Crippa, Claudio Turchetti, Massimo Conti
    A statistical methodology for the design of high-performance CMOScurrent-steering digital-to-analog converters. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:4, pp:377-394 [Journal]
  20. Massimo Conti, Daniele Moretti
    System Level Analysis of the Bluetooth Standard [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]
  21. Massimo Conti
    SystemC Analysis of a New Dynamic Power Management Architecture [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]

  22. Transaction Level Modeling and Performance Analysis in SystemC of IEEE 802.15.4 Wireless Standard. [Citation Graph (, )][DBLP]


  23. WirelessUSB - Performance Analysis of an Embedded System in a Peer-to-Peer Application. [Citation Graph (, )][DBLP]


  24. Fuzzy controller architecture using fuzzy partition membership functions. [Citation Graph (, )][DBLP]


  25. A traction control system for motocross and supermotard. [Citation Graph (, )][DBLP]


  26. SystemC-WMS modeling of control techniques for switching amplifiers targeting polar RF transmitters. [Citation Graph (, )][DBLP]


  27. SystemC Modeling of a Dynamic Power Management Architecture. [Citation Graph (, )][DBLP]


  28. SystemC-WMS: A Wave Mixed Signal Simulator. [Citation Graph (, )][DBLP]


  29. Devices modelling in SystemC based on behaviour separation. [Citation Graph (, )][DBLP]


  30. Dynamic Power Management of an AMBA-based Platform in SystemC. [Citation Graph (, )][DBLP]


  31. Design and Power Analysis in SysteC of an I2C Bus Driver. [Citation Graph (, )][DBLP]


  32. Analog Circuit Modeling in SystemC. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002