The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Alan J. Coppola: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alan J. Coppola
    An implementation of a state assignment heuristic. [Citation Graph (0, 0)][DBLP]
    DAC, 1986, pp:643-649 [Conf]
  2. Alan J. Coppola
    New Methods in the Analysis of Logic Minimization Data and Algorithms. [Citation Graph (0, 0)][DBLP]
    DAC, 1989, pp:226-231 [Conf]
  3. Marek A. Perkowski, Malgorzata Chrzanowska-Jeske, Alan Mishchenko, Xiaoyu Song, Anas Al-Rabadi, Bart Massey, Pawel Kerntopf, Andrzej Buller, Lech Józwiak, Alan J. Coppola
    Regular Realization of Symmetric Functions Using Reversible Logic. [Citation Graph (0, 0)][DBLP]
    DSD, 2001, pp:245-253 [Conf]
  4. Xiaoyu Song, William N. N. Hung, Alan Mishchenko, Malgorzata Chrzanowska-Jeske, Alan J. Coppola, Andrew A. Kennings
    Board-level multiterminal net assignment. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2002, pp:130-135 [Conf]
  5. Alan J. Coppola, Marek A. Perkowski, Robert Anderson, Jeffrey S. Freedman, Edmund Pierzchala
    Tokenized State Machine Model for Synthesis of Sequential Circuits into EPLDs and FPGAs. [Citation Graph (0, 0)][DBLP]
    Synthesis for Control Dominated Circuits, 1992, pp:33-46 [Conf]
  6. William N. N. Hung, Xiaoyu Song, Alan J. Coppola, Andrew A. Kennings
    On segmented channel routability. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2002, pp:169-172 [Conf]
  7. William N. N. Hung, Xiaoyu Song, El Mostapha Aboulhamid, Andrew A. Kennings, Alan J. Coppola
    Segmented channel routability via satisfiability. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:4, pp:517-528 [Journal]
  8. Xiaoyu Song, William N. N. Hung, Alan Mishchenko, Malgorzata Chrzanowska-Jeske, Andrew A. Kennings, Alan J. Coppola
    Board-level multiterminal net assignment for the partial cross-bar architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:3, pp:511-514 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002