The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ajay J. Daga: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ajay J. Daga, William P. Birmingham
    Failure Recovery in the MICON System. [Citation Graph (0, 0)][DBLP]
    DAC, 1990, pp:686-691 [Conf]
  2. Ajay J. Daga, William P. Birmingham
    The Minimization and Decomposition of Interface State Machines. [Citation Graph (0, 0)][DBLP]
    DAC, 1994, pp:120-125 [Conf]
  3. Ajay J. Daga, Loa Mize, Subramanyam Sripada, Chris Wolff, Qiuyang Wu
    Automated timing model generation. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:146-151 [Conf]
  4. Ajay J. Daga, Peter Suaris
    Interface Timing Verification Drives System Design. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:240-245 [Conf]
  5. Ajay J. Daga, William P. Birmingham
    A symbolic-simulation approach to the timing verification of interacting FSMs. [Citation Graph (0, 0)][DBLP]
    ICCD, 1995, pp:584-589 [Conf]
  6. Ajay J. Daga, William P. Birmingham
    Interface finite-state machines: definition, minimization, and decomposition. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:5, pp:497-505 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002