The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Giedrius Majauskas: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Robertas Damasevicius, Giedrius Majauskas, Vytautas Stuikys
    Application of design patterns for hardware design. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:48-53 [Conf]
  2. Vytautas Stuikys, Giedrius Ziberkas, Robertas Damasevicius, Giedrius Majauskas
    Two approaches for developing generic components in VHDL. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:800- [Conf]
  3. Vytautas Stuikys, Robertas Damasevicius, Giedrius Ziberkas, Giedrius Majauskas
    Soft IP Design Framework Using Metaprogramming Techniques. [Citation Graph (0, 0)][DBLP]
    DIPES, 2002, pp:257-266 [Conf]
  4. Ferid Gharsalli, Amer Baghdadi, Marius Bonaciu, Giedrius Majauskas, Wander O. Cesário, Ahmed Amine Jerraya
    An Efficient Architecture for the Implementation of Message Passing Programming Model on Massive Multiprocessor. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2004, pp:80-87 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002