The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ed P. Huijbregts: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tim Fox, Lou Covey, Susan Mack, David Heacock, Ed P. Huijbregts, Vess Johnson, Avner Kornfeld, Andrew Yang, Paul S. Zuchowski
    Should our power approach be current? [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:611- [Conf]
  2. Hua Xue, Ed P. Huijbregts, Jochen A. G. Jess
    Routing for Manufacturability. [Citation Graph (0, 0)][DBLP]
    DAC, 1994, pp:402-406 [Conf]
  3. Ed P. Huijbregts, Jos T. J. van Eijndhoven, Jochen A. G. Jess
    On Design Rule Correct Maze Routing. [Citation Graph (0, 0)][DBLP]
    EDAC-ETC-EUROASIC, 1994, pp:407-411 [Conf]
  4. Raymond X. Nijssen, Ed P. Huijbregts
    A complete design for power methodology and flow for large ASICs. [Citation Graph (0, 0)][DBLP]
    ISPD, 2003, pp:106-108 [Conf]
  5. Ed P. Huijbregts, Jochen A. G. Jess
    A Multiple Terminal Net Routing Algorithm Using Failure Prediction. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1993, pp:84-89 [Conf]
  6. Ed P. Huijbregts, Jochen A. G. Jess
    General gate array routing using a k-terminal net routing algorithm with failure prediction. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1993, v:1, n:4, pp:473-481 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002