The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

S. M. Kang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. R. D. Freeman, S. M. Kang, C. G. Lin-Hendel, M. L. Newby
    Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning. [Citation Graph (0, 0)][DBLP]
    DAC, 1986, pp:418-424 [Conf]
  2. Andrew T. Yang, S. M. Kang
    iSMILE: A Novel Circuit Simulation Program with Emphasis on New Device Model Development. [Citation Graph (0, 0)][DBLP]
    DAC, 1989, pp:630-633 [Conf]
  3. Dae-Hyung Cho, S. M. Kang
    An Accurate AC Characteristic Table Look-up Model for VLSI Analog Circuits Simulation Applications. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:1531-1534 [Conf]
  4. A. Dharchoudhuri, S. M. Kang
    Analytical Fast Timing Simulation of MOS Circuits Driving RC Interconnects. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1997, pp:111-117 [Conf]
  5. Wei Shu, Min-You Wu, S. M. Kang
    Improved net merging method for gate matrix layout. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1988, v:7, n:9, pp:947-951 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002