Search the dblp DataBase

Publications of Author

1. Takashi Fujii, Yoko Mima, Tsuneo Matsuda, Takeshi Yoshimura
   A Multi-Layer Channel Router with New Style of Over-the-Cell Routing. [Citation Graph (0, 0)][DBLP]
   DAC, 1992, pp:585-588 [Conf]
   
2. Shigeo Noda, Hitoshi Yoshizawa, Etsuko Fukuda, Haruo Kato, Hiroshi Kawanishi, Takashi Fujii
   Automatic layout algorithms for function blocks of CMOS gate arrays. [Citation Graph (0, 0)][DBLP]
   DAC, 1985, pp:46-52 [Conf]
   
3. Yasuto Nakanishi, Takashi Fujii, Kotaro Kiatjima, Yoichi Sato, Hideki Koike
   Vision-Based Face Tracking System for Large Displays. [Citation Graph (0, 0)][DBLP]
   Ubicomp, 2002, pp:152-159 [Conf]
   
4. Katsunori Tani, Kyoichi Izumi, Masahiko Kashimura, Tsuneo Matsuda, Takashi Fujii
   Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits. [Citation Graph (0, 0)][DBLP]
   ICCAD, 1991, pp:490-493 [Conf]
   
5. Yasunori Nagasaka, Morihiko Saeki, Shoichi Shibata, Hironobu Fujiyoshi, Takashi Fujii, Toshiyuki Sakata
   A New Practice Course for Freshmen Using RoboCup Based Small Robots. [Citation Graph (0, 0)][DBLP]
   RoboCup, 2005, pp:428-435 [Conf]
   
6. Tianxiong Xue, Takashi Fujii, Ernest S. Kuh
   A new performance-driven global routing algorithm for gate array. [Citation Graph (0, 0)][DBLP]
   VLSI, 1993, pp:321-330 [Conf]
   
7. Takashi Fujii, Hideya Horikawa, Tohru Kikuno, Noriyoshi Yoshida
   A Heuristic Algorithm for Gate Assignment in One-Dimensional Array Approach. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 1987, v:6, n:2, pp:159-164 [Journal]
   
8. Tomoo Inoue, Takashi Fujii, Hideyuki Ichihara
   Optimal Contexts for the Self-Test of Coarse Grain Dynamically Reconfigurable Processors. [Citation Graph (0, 0)][DBLP]
   European Test Symposium, 2007, pp:117-124 [Conf]
   
9. 
   Designing a Programming Course to Foster Creativity using UML Modeling Template. [Citation Graph (, )][DBLP]