|
Search the dblp DataBase
Gwan Choi:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Rajesh Garg, Nikhil Jayakumar, Sunil P. Khatri, Gwan Choi
A design approach for radiation-hard digital electronics. [Citation Graph (0, 0)][DBLP] DAC, 2006, pp:773-778 [Conf]
- Sanghoan Chang, Gwan Choi
Timing Failure Analysis of Commercial CPUs Under Operating Stress. [Citation Graph (0, 0)][DBLP] DFT, 2006, pp:245-253 [Conf]
- Anand Selvarathinam, Euncheol Kim, Gwan Choi
Low-Density Parity-Check Decoder Architecture for High Throughput Optical Fiber Channels. [Citation Graph (0, 0)][DBLP] ICCD, 2003, pp:520-525 [Conf]
- Rajeshwary Tayade, Gwan Choi
Fast Simulation Technique for LDPC Code Analysis. [Citation Graph (0, 0)][DBLP] International Conference on Wireless Networks, 2004, pp:707-713 [Conf]
- Zan Yang, Gwan Choi
An On-Line Testing Approach Using Code-Perturbation. [Citation Graph (0, 0)][DBLP] IOLTW, 2001, pp:142- [Conf]
- Anand Selvarathinam, Gwan Choi, Krishna Narayanan, Achal Prabhakar, Euncheol Kim
A massively scaleable decoder architecture for low-density parity-check codes. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2003, pp:61-64 [Conf]
- Zan Yang, Byeong Min, Gwan Choi
Simulation Using Code-Perturbation: Black- and White-Box Approach. [Citation Graph (0, 0)][DBLP] ISQED, 2001, pp:44-49 [Conf]
- Weihuang Wang, Gwan Choi
Speculative Energy Scheduling for LDPC Decoding. [Citation Graph (0, 0)][DBLP] ISQED, 2007, pp:79-84 [Conf]
- Zan Yang, Byeong Min, Gwan Choi
Si-emulation: system verification using simulation and emulation. [Citation Graph (0, 0)][DBLP] ITC, 2000, pp:160-169 [Conf]
- Byeong Min, Gwan Choi
ECC: Extended Condition Coverage for Design Verification Using Excitation and Observation. [Citation Graph (0, 0)][DBLP] PRDC, 2001, pp:183-190 [Conf]
- Sanghoan Chang, Gwan Choi
Gate-Level Exception Handling Design for Noise Reduction in High-Speed VLSI Circuits. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:109-114 [Conf]
- Weihuang Wang, Gwan Choi
Minimum-energy LDPC decoder for real-time mobile application. [Citation Graph (0, 0)][DBLP] DATE, 2007, pp:343-348 [Conf]
- Kiran K. Gunnam, Gwan Choi, Weihuang Wang, Mark B. Yeary
Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard. [Citation Graph (0, 0)][DBLP] ISCAS, 2007, pp:1645-1648 [Conf]
Systolic like soft-detection architecture for 4×4 64-QAM MIMO system. [Citation Graph (, )][DBLP]
An FPGA Implementation of Dirty Paper Precoder. [Citation Graph (, )][DBLP]
Dynamically reconfigurable soft output MIMO detector. [Citation Graph (, )][DBLP]
Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs. [Citation Graph (, )][DBLP]
Search in 0.012secs, Finished in 0.012secs
|