The SCEAS System
| |||||||

## Search the dblp DataBase
Vikram Jandhyala:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Dipanjan Gope, Swagato Chakraborty, Vikram Jandhyala
**A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS.**[Citation Graph (0, 0)][DBLP] DAC, 2004, pp:794-799 [Conf] - Dipanjan Gope, Indranil Chowdhury, Vikram Jandhyala
**DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures.**[Citation Graph (0, 0)][DBLP] DAC, 2005, pp:159-162 [Conf] - Vikram Jandhyala, Scott Savage, J. Eric Bracken, Zoltan J. Cendes
**Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes.**[Citation Graph (0, 0)][DBLP] DAC, 1999, pp:543-548 [Conf] - Chuanyi Yang, Swagato Chakraborty, Dipanjan Gope, Vikram Jandhyala
**A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures.**[Citation Graph (0, 0)][DBLP] DAC, 2006, pp:1053-1056 [Conf] - Vikram Jandhyala, Yong Wang, Dipanjan Gope, C.-J. Richard Shi
**Coupled Electromagnetic-Circuit Simulation of Arbitrarily-Shaped Conducting Structures Using Triangular Meshes.**[Citation Graph (0, 0)][DBLP] ISQED, 2002, pp:38-42 [Conf] - Pavel V. Nikitin, Vikram Jandhyala, Daniel White, Nathan Champagne, John D. Rockway, C.-J. Richard Shi, Chuanyi Yang, Yong Wang, Gong Ouyang, Rob Sharpe, John W. Rockway
**Modeling and Simulation of Circuit-Electromagnetic Effects in Electronic Design Flow.**[Citation Graph (0, 0)][DBLP] ISQED, 2004, pp:244-249 [Conf] - Vikram Jandhyala, Yasuo Kuga, David J. Allstot, C.-J. Richard Shi
**Bridging Circuits and Electromagnetics in a Curriculum Aimed at Microelectronic Analog and Microwave Simulation and Design.**[Citation Graph (0, 0)][DBLP] MSE, 2005, pp:45-46 [Conf] - Indranil Chowdhury, Vikram Jandhyala
**Multilevel multipole and local operators for potentials of the form**[Citation Graph (0, 0)][DBLP]*r*^{-lambda}. Appl. Math. Lett., 2005, v:18, n:10, pp:1184-1189 [Journal] - Dipanjan Gope, Vikram Jandhyala
**Oct-tree-based multilevel low-rank decomposition algorithm for rapid 3-D parasitic extraction.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:11, pp:1575-1580 [Journal] - Hao Gang Wang, Chi Hou Chan, Leung Tsang, Vikram Jandhyala
**On sampling algorithms in multilevel QR factorization method for magnetoquasistatic analysis of integrated circuits over multilayered lossy substrates.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:9, pp:1777-1792 [Journal] - Dipanjan Gope, Albert E. Ruehli, Vikram Jandhyala
**Speeding Up PEEC Partial Inductance Computations Using a QR-Based Algorithm.**[Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2007, v:15, n:1, pp:60-68 [Journal] **Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach.**[Citation Graph (, )][DBLP]**Active-passive co-synthesis of multi-GigaHertz radio frequency circuits with broadband parametric macromodels of on-chip passives.**[Citation Graph (, )][DBLP]**Accurate statistical analysis of a differential low noise amplifier using a combined SPICE-field solver approach.**[Citation Graph (, )][DBLP]**Efficient hierarchical discretization of off-chip power delivery network geometries for 2.5D electrical analysis.**[Citation Graph (, )][DBLP]**Towards Active-Passive Co-synthesis of Multi-gigaHertz Radio Frequency Circuits.**[Citation Graph (, )][DBLP]
Search in 0.230secs, Finished in 0.231secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |