The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Richard Goering: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Moshe Gavrielov, Richard Goering, Lucio Lanza, Vishal Saluja, Jay Vleeschhouwer
    Wall street evaluates EDA. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:1- [Conf]
  2. Richard Goering, Pierre Bricaud, James G. Dougherty, Steve Glaser, Michael Keating, Robert Payne, Davoud Samani
    Panel: What is the Proper System on Chip Design Methodology. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:999- [Conf]
  3. Richard Goering, Clifford E. Cummings, Steven E. Schulz, Simon Davidman, John Sanguinetti, Joachim Kunkel, Oz Levia
    The future of system design languages (panel session). [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:438-439 [Conf]
  4. Pallab K. Chatterjee, Richard Goering
    Evening Panel Discussion: Are the Interoperability Standards for EDA Too Little/Too Late for Real SoC Designs? [Citation Graph (0, 0)][DBLP]
    ISQED, 2002, pp:15-0 [Conf]
  5. Richard Goering, Richard Wallace
    The Hidden Costs of Design Qualit. [Citation Graph (0, 0)][DBLP]
    ISQED, 2000, pp:203-0 [Conf]
  6. Rick Merritt, Richard Goering
    The 50-Million Transistor Chip: The Quality Challenge for 2001. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:15-0 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002