The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Satrajit Gupta: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Satrajit Gupta, Lawrence T. Pileggi
    CHIME: coupled hierarchical inductance model evaluation. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:800-805 [Conf]
  2. Michael W. Beattie, Satrajit Gupta, Lawrence T. Pileggi
    Hierarchical Interconnect Circuit Models. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2000, pp:215-221 [Conf]
  3. Satrajit Gupta, Lalit M. Patnaik
    Exact Output Response Computation of RC Interconnects under Polynomial Input Waveforms. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1999, pp:160-163 [Conf]
  4. M. N. Mahesh, Satrajit Gupta, Mahesh Mehendale
    Improving Area Efficiency of Residue Number System based Implementation of DSP Algorithms. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1999, pp:340-345 [Conf]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002