The SCEAS System
Navigation Menu

Search the dblp DataBase


Martin Zambaldi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Renate Henftling, Andreas Zinn, Matthias Bauer, Martin Zambaldi, Wolfgang Ecker
    Re-use-centric architecture for a fully accelerated testbench environment. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:372-375 [Conf]
  2. Renate Henftling, Andreas Zinn, Matthias Bauer, Wolfgang Ecker, Martin Zambaldi
    Platform-Based Testbench Generation. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:11038-11045 [Conf]
  3. Renate Henftling, Wolfgang Ecker, Andreas Zinn, Martin Zambaldi, Matthias Bauer
    An Approach for Mixed Coarse-Granular and Fine-Granular Re-Configurable Architectures. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:187- [Conf]
  4. Wolfgang Ecker, Volkan Esen, Thomas Steininger, Martin Zambaldi
    Memory Models for the Formal Verification of Assembler Code Using Bounded Model Checking. [Citation Graph (0, 0)][DBLP]
    ISORC, 2004, pp:129-135 [Conf]
  5. Martin Zambaldi, Wolfgang Ecker
    How to Bridge the Gap Between Simulationand Test. [Citation Graph (0, 0)][DBLP]
    ITC, 2004, pp:1091-1099 [Conf]
  6. Martin Zambaldi, Wolfgang Ecker, Renate Henftling, Matthias Bauer
    A Layered Adaptive Verification Platform for Simulation, Test, and Emulation. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2004, v:21, n:6, pp:464-471 [Journal]

  7. SystemVerilog: Interface Based Design. [Citation Graph (, )][DBLP]

  8. Extending the RASSP model for Verification. [Citation Graph (, )][DBLP]

  9. The Formal Simulation Semantics of SystemVerilog. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002