|
Search the dblp DataBase
Tianxiong Xue:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Xianlong Hong, Tianxiong Xue, Ernest S. Kuh, Chung-Kuan Cheng, Jin Huang
Performance-Driven Steiner Tree Algorithm for Global Routing. [Citation Graph (0, 0)][DBLP] DAC, 1993, pp:177-181 [Conf]
- Tianxiong Xue, Ernest S. Kuh, Dongsheng Wang
Post global routing crosstalk risk estimation and reduction. [Citation Graph (0, 0)][DBLP] ICCAD, 1996, pp:302-309 [Conf]
- Tianxiong Xue, Ernest S. Kuh
Post routing performance optimization via multi-link insertion and non-uniform wiresizing. [Citation Graph (0, 0)][DBLP] ICCAD, 1995, pp:575-580 [Conf]
- Tianxiong Xue, Takashi Fujii, Ernest S. Kuh
A new performance-driven global routing algorithm for gate array. [Citation Graph (0, 0)][DBLP] VLSI, 1993, pp:321-330 [Conf]
- Xianlong Hong, Tianxiong Xue, Jin Huang, Chung-Kuan Cheng, Ernest S. Kuh
TIGER: an efficient timing-driven global router for gate array and standard cell layout design. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:11, pp:1323-1331 [Journal]
- Tianxiong Xue, Ernest S. Kuh, Dongsheng Wang
Post global routing crosstalk synthesis. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:12, pp:1418-1430 [Journal]
- Qingjian Yu, Ernest S. Kuh, Tianxiong Xue
Moment models of general transmission lines with application to interconnect analysis and optimization. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 1996, v:4, n:4, pp:477-494 [Journal]
Post routing performance optimization via tapered link insertion and wiresizing. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.004secs
|