Search the dblp DataBase

Publications of Author

1. Po-Kuan Huang, Soheil Ghiasi
   Leakage-aware intraprogram voltage scaling for embedded processors. [Citation Graph (0, 0)][DBLP]
   DAC, 2006, pp:364-369 [Conf]
   
2. Po-Kuan Huang, Soheil Ghiasi
   Power-aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities. [Citation Graph (0, 0)][DBLP]
   DATE, 2006, pp:943-944 [Conf]
   
3. Soheil Ghiasi, Po-Kuan Huang
   Probabilistic Delay Budgeting for Soft Realtime Applications. [Citation Graph (0, 0)][DBLP]
   ISQED, 2006, pp:141-146 [Conf]
   
4. Soheil Ghiasi, Elaheh Bozorgzadeh, Po-Kuan Huang, Roozbeh Jafari, Majid Sarrafzadeh
   A Unified Theory of Timing Budget Management. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:11, pp:2364-2375 [Journal]
   
5. Soheil Ghiasi, Po-Kuan Huang, Roozbeh Jafari
   Probabilistic delay budget assignment for synthesis of soft real-time applications. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2006, v:14, n:8, pp:843-853 [Journal]
   
6. Po-Kuan Huang, Soheil Ghiasi
   Efficient and scalable compiler-directed energy optimization for realtime applications. [Citation Graph (0, 0)][DBLP]
   DATE, 2007, pp:785-790 [Conf]
   
7. Po-Kuan Huang, Matin Hashemi, Soheil Ghiasi
   Joint throughput and energy optimization for pipelined execution of embedded streaming applications. [Citation Graph (0, 0)][DBLP]
   LCTES, 2007, pp:137-139 [Conf]
   
8. Po-Kuan Huang, Soheil Ghiasi
   Efficient and scalable compiler-directed energy optimization for realtime applications. [Citation Graph (0, 0)][DBLP]
   ACM Trans. Design Autom. Electr. Syst., 2007, v:12, n:3, pp:- [Journal]
   
9. 
   System-Level Performance Estimation for Application-Specific MPSoC Interconnect Synthesis. [Citation Graph (, )][DBLP]