|
Search the dblp DataBase
Cheng-Tsung Hwang:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Cheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin
Optimum and Heuristic Data Path Scheduling Under Resource Constraints. [Citation Graph (0, 0)][DBLP] DAC, 1990, pp:65-70 [Conf]
- Cheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin
Scheduling for Functional Pipelining and Loop Winding. [Citation Graph (0, 0)][DBLP] DAC, 1991, pp:764-769 [Conf]
- Shi-Zheng Lin, Cheng-Tsung Hwang, Yu-Chin Hsu
Efficient Microcode Arrangement and Controller Synthesis for Application Specific Integrated Circuits. [Citation Graph (0, 0)][DBLP] ICCAD, 1991, pp:38-41 [Conf]
- Shih-Hsu Huang, Cheng-Tsung Hwang, Yu-Chin Hsu, Yen-Jen Oyang
A new approach to schedule operations across nested-ifs and nested-loops. [Citation Graph (0, 0)][DBLP] MICRO, 1992, pp:268-271 [Conf]
- Cheng-Tsung Hwang, Yu-Chin Hsu
Zone scheduling. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:7, pp:926-934 [Journal]
- Cheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin
PLS: a scheduler for pipeline synthesis. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:9, pp:1279-1286 [Journal]
- Cheng-Tsung Hwang, Jiahn-Humg Lee, Yu-Chin Hsu
A formal approach to the scheduling problem in high level synthesis. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:4, pp:464-475 [Journal]
- Yann-Rue Lin, Cheng-Tsung Hwang, Allen C.-H. Wu
Scheduling techniques for variable voltage low power designs. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 1997, v:2, n:2, pp:81-97 [Journal]
Search in 0.001secs, Finished in 0.002secs
|