The SCEAS System
Navigation Menu

Search the dblp DataBase


Mahesh A. Iyer: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mahesh A. Iyer, David E. Long, Miron Abramovici
    Identifying Sequential Redundancies Without Search. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:457-462 [Conf]
  2. Leon Stok, Andrew J. Sullivan, Mahesh A. Iyer
    Wavefront Technology Mapping. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:531-0 [Conf]
  3. Narendra V. Shenoy, Mahesh A. Iyer, Robert F. Damiano, Kevin Harer, Hi-Keung Tony Ma, Paul Thilking
    A Robust Solution to the Timing Convergence Problem in High-Performance Design. [Citation Graph (0, 0)][DBLP]
    ICCD, 1999, pp:250-257 [Conf]
  4. Miron Abramovici, Mahesh A. Iyer
    One-Pass Redundancy Identification and Removal. [Citation Graph (0, 0)][DBLP]
    ITC, 1992, pp:807-815 [Conf]
  5. Mahesh A. Iyer
    Race: A Word-Level ATPG-Based Constraints Solver System For Smart Random Simulation. [Citation Graph (0, 0)][DBLP]
    ITC, 2003, pp:299-308 [Conf]
  6. Mahesh A. Iyer
    High Time For High Level ATPG. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:1112- [Conf]
  7. Mahesh A. Iyer, Miron Abramovici
    Sequentially Untestable Faults Identified Without Search ("Simple Implications Beat Exhaustive Search!"). [Citation Graph (0, 0)][DBLP]
    ITC, 1994, pp:259-266 [Conf]
  8. Mahesh A. Iyer
    A Robust and Scalable Technique for the Constraints Solving Problem in High-Level Verification. [Citation Graph (0, 0)][DBLP]
    MTV, 2003, pp:95-0 [Conf]
  9. Mahesh A. Iyer, Miron Abramovici
    Low-Cost Redundancy Identification for Combinatorial Circuits. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1994, pp:315-318 [Conf]
  10. David E. Long, Mahesh A. Iyer, Miron Abramovici
    Identifying sequentially untestable faults using illegal states. [Citation Graph (0, 0)][DBLP]
    VTS, 1995, pp:4-11 [Conf]
  11. Srimat T. Chakradhar, Mahesh A. Iyer, Vishwani D. Agrawal
    Energy models for delay testing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:6, pp:728-739 [Journal]
  12. David E. Long, Mahesh A. Iyer, Miron Abramovici
    FILL and FUNI: algorithms to identify illegal states and sequentially untestable faults. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2000, v:5, n:3, pp:631-657 [Journal]
  13. Mahesh A. Iyer, Miron Abramovici
    FIRE: a fault-independent combinational redundancy identification algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1996, v:4, n:2, pp:295-301 [Journal]

  14. On improving optimization effectiveness in interconnect-driven physical synthesis. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002