The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Nohbyung Park: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rajiv Jain, Alice C. Parker, Nohbyung Park
    Predicting Area-Time Tradeoffs for Pipelined Design. [Citation Graph (0, 0)][DBLP]
    DAC, 1987, pp:35-41 [Conf]
  2. Rajiv Jain, Alice C. Parker, Nohbyung Park
    Module Selection for Pipelined Synthesis. [Citation Graph (0, 0)][DBLP]
    DAC, 1988, pp:542-547 [Conf]
  3. Nohbyung Park, Alice C. Parker
    Sehwa: a program for synthesis of pipelines. [Citation Graph (0, 0)][DBLP]
    DAC, 1986, pp:454-460 [Conf]
  4. Nohbyung Park, Alice C. Parker
    Synthesis of optimal clocking schemes. [Citation Graph (0, 0)][DBLP]
    DAC, 1985, pp:489-495 [Conf]
  5. James J. Kim, Fadi J. Kurdahi, Nohbyung Park
    Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1991, pp:30-33 [Conf]
  6. Nohbyung Park, Alice C. Parker
    Theory of Clocking for Maximum Execution Overlap of High-Speed Digital Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1988, v:37, n:6, pp:678-690 [Journal]
  7. Rajiv Jain, Alice C. Parker, Nohbyung Park
    Predicting system-level area and delay for pipelined and nonpipelined designs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:8, pp:955-965 [Journal]
  8. Nohbyung Park, Alice C. Parker
    Sehwa: a software package for synthesis of pipelines from behavioral specifications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1988, v:7, n:3, pp:356-370 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002